blob: cda8227f2057f92bc63ebcbd9aa7951f8cabd086 [file] [log] [blame]
Fathi Boudra422bf772019-12-02 11:10:16 +02001#! /bin/sh
2#
Alexei Fedorov20fdf502020-07-27 17:36:38 +01003# Copyright (c) 2019-2020, Arm Limited. All rights reserved.
Fathi Boudra422bf772019-12-02 11:10:16 +02004#
5# SPDX-License-Identifier: BSD-3-Clause
6#
7
8#
9# This script builds the TF in different configs.
10# Rather than telling cov-build to build TF using a simple 'make all' command,
11# the goal here is to combine several build flags to analyse more of our source
12# code in a single 'build'. The Coverity Scan service does not have the notion
13# of separate types of build - there is just one linear sequence of builds in
14# the project history.
15#
16
17# Bail out as soon as an error is encountered.
18set -e
19
20TF_SOURCES=$1
21if [ ! -d "$TF_SOURCES" ]; then
22 echo "ERROR: '$TF_SOURCES' does not exist or is not a directory"
23 echo "Usage: $(basename "$0") <trusted-firmware-directory>"
24 exit 1
25fi
26
Leonardo Sandoval1c24ae52020-07-08 11:47:23 -050027export CROSS_COMPILE=aarch64-none-elf-
Fathi Boudra422bf772019-12-02 11:10:16 +020028
29# Get mbed TLS library code to build Trusted Firmware with Trusted Board Boot
30# support. The version of mbed TLS to use here must be the same as when
31# building TF in the usual context.
32if [ ! -d mbedtls ]; then
33 git clone https://github.com/ARMmbed/mbedtls.git
34fi
35cd mbedtls
36containing_dir="$(readlink -f "$(dirname "$0")/")"
37. $containing_dir/common-def.sh
38git checkout "$MBED_TLS_SOURCES_TAG"
39cd -
40TBB_OPTIONS="TRUSTED_BOARD_BOOT=1 GENERATE_COT=1 MBEDTLS_DIR=$(pwd)/mbedtls"
41ARM_TBB_OPTIONS="$TBB_OPTIONS ARM_ROTPK_LOCATION=devel_rsa"
42
43cd "$TF_SOURCES"
44
45# Clean TF source dir to make sure we don't analyse temporary files.
46make distclean
47
48#
49# Build TF in different configurations to get as much coverage as possible
50#
51
52# We need to clean the platform build between each configuration because Trusted
53# Firmware's build system doesn't track build options dependencies and won't
54# rebuild the files affected by build options changes.
55clean_build()
56{
57 local flags="$*"
58 echo "Building TF with the following build flags:"
59 echo " $flags"
60 make $flags clean
61 make $flags all
62 echo "Build config complete."
63 echo
64}
65
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -050066# Defines common flags between platforms
67common_flags() {
68 local release="${1:-}"
Leonardo Sandoval9b69f502020-08-14 13:00:38 -050069 local num_cpus="$(/usr/bin/getconf _NPROCESSORS_ONLN)"
70 local parallel_make="-j $num_cpus"
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -050071
72 # default to debug mode, unless a parameter is passed to the function
73 debug="DEBUG=1"
74 [ -n "$release" ] && debug=""
75
Leonardo Sandoval9b69f502020-08-14 13:00:38 -050076 echo " $parallel_make $debug -s "
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -050077}
78
Fathi Boudra422bf772019-12-02 11:10:16 +020079#
80# FVP platform
81# We'll use the following flags for all FVP builds.
82#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -050083fvp_common_flags="$(common_flags) PLAT=fvp"
Fathi Boudra422bf772019-12-02 11:10:16 +020084
85# Try all possible SPDs.
86clean_build $fvp_common_flags ${ARM_TBB_OPTIONS} ARM_TSP_RAM_LOCATION=dram SPD=tspd
87clean_build $fvp_common_flags ${ARM_TBB_OPTIONS} ARM_TSP_RAM_LOCATION=dram SPD=tspd TSP_INIT_ASYNC=1 \
88 TSP_NS_INTR_ASYNC_PREEMPT=1
89clean_build $fvp_common_flags ${ARM_TBB_OPTIONS} SPD=opteed
90clean_build $fvp_common_flags ${ARM_TBB_OPTIONS} SPD=tlkd
91
Zelalemc9531f82020-08-04 15:37:08 -050092# Dualroot chain of trust.
93clean_build $fvp_common_flags ${ARM_TBB_OPTIONS} SPD=tspd COT=dualroot
94
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -050095clean_build $fvp_common_flags SPD=trusty
96clean_build $fvp_common_flags SPD=trusty TRUSTY_SPD_WITH_GENERIC_SERVICES=1
Fathi Boudra422bf772019-12-02 11:10:16 +020097
98# SDEI
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -050099clean_build $fvp_common_flags SDEI_SUPPORT=1 EL3_EXCEPTION_HANDLING=1
Fathi Boudra422bf772019-12-02 11:10:16 +0200100
Zelalemc9531f82020-08-04 15:37:08 -0500101# SDEI with fconf
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500102clean_build $fvp_common_flags SDEI_IN_FCONF=1 SDEI_SUPPORT=1 EL3_EXCEPTION_HANDLING=1
Zelalemc9531f82020-08-04 15:37:08 -0500103
104# Secure interrupt descriptors with fconf
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500105clean_build $fvp_common_flags SEC_INT_DESC_IN_FCONF=1
Zelalemc9531f82020-08-04 15:37:08 -0500106
Fathi Boudra422bf772019-12-02 11:10:16 +0200107# Without coherent memory
108clean_build $fvp_common_flags ${ARM_TBB_OPTIONS} ARM_TSP_RAM_LOCATION=dram SPD=tspd USE_COHERENT_MEM=0
109
110# Using PSCI extended State ID format rather than the original format
111clean_build $fvp_common_flags ${ARM_TBB_OPTIONS} ARM_TSP_RAM_LOCATION=dram SPD=tspd PSCI_EXTENDED_STATE_ID=1 \
112 ARM_RECOM_STATE_ID_ENC=1
113
114# Alternative boot flows (This changes some of the platform initialisation code)
115clean_build $fvp_common_flags EL3_PAYLOAD=0x80000000
116clean_build $fvp_common_flags PRELOADED_BL33_BASE=0x80000000
117
118# Using the SP804 timer instead of the Generic Timer
119clean_build $fvp_common_flags FVP_USE_SP804_TIMER=1
120
121# Using the CCN driver and multi cluster topology
122clean_build $fvp_common_flags FVP_CLUSTER_COUNT=4
123
124# PMF
125clean_build $fvp_common_flags ENABLE_PMF=1
126
127# stack protector
128clean_build $fvp_common_flags ENABLE_STACK_PROTECTOR=strong
129
130# AArch32 build
Leonardo Sandoval1c24ae52020-07-08 11:47:23 -0500131clean_build $fvp_common_flags CROSS_COMPILE=arm-none-eabi- \
Fathi Boudra422bf772019-12-02 11:10:16 +0200132 ARCH=aarch32 AARCH32_SP=sp_min \
133 RESET_TO_SP_MIN=1 PRELOADED_BL33_BASE=0x80000000
Leonardo Sandoval1c24ae52020-07-08 11:47:23 -0500134clean_build $fvp_common_flags CROSS_COMPILE=arm-none-eabi- \
Fathi Boudra422bf772019-12-02 11:10:16 +0200135 ARCH=aarch32 AARCH32_SP=sp_min
136
137# Xlat tables lib version 1 (AArch64 and AArch32)
138clean_build $fvp_common_flags ARM_XLAT_TABLES_LIB_V1=1 RECLAIM_INIT_CODE=0
Leonardo Sandoval1c24ae52020-07-08 11:47:23 -0500139clean_build $fvp_common_flags CROSS_COMPILE=arm-none-eabi- \
Fathi Boudra422bf772019-12-02 11:10:16 +0200140 ARCH=aarch32 AARCH32_SP=sp_min ARM_XLAT_TABLES_LIB_V1=1 RECLAIM_INIT_CODE=0
141
Zelalemc9531f82020-08-04 15:37:08 -0500142# SPM support based on Management Mode Interface Specification
143clean_build $fvp_common_flags SPM_MM=1 EL3_EXCEPTION_HANDLING=1
Fathi Boudra422bf772019-12-02 11:10:16 +0200144
Zelalemc9531f82020-08-04 15:37:08 -0500145# SPM support with TOS(optee) as SPM sitting at S-EL1
146clean_build $fvp_common_flags SPD=spmd SPMD_SPM_AT_SEL2=0
147
148# SPM support with Secure hafnium as SPM sitting at S-EL2
149# SP_LAYOUT_FILE is used only during FIP creation but build won't progress
150# if we have NULL value to it, so passing a dummy string.
151clean_build $fvp_common_flags SPD=spmd SPMD_SPM_AT_SEL2=1 ARM_ARCH_MINOR=4 \
152 CTX_INCLUDE_EL2_REGS=1 SP_LAYOUT_FILE=dummy
Fathi Boudra422bf772019-12-02 11:10:16 +0200153
154#BL2 at EL3 support
155clean_build $fvp_common_flags BL2_AT_EL3=1
Leonardo Sandoval1c24ae52020-07-08 11:47:23 -0500156clean_build $fvp_common_flags CROSS_COMPILE=arm-none-eabi- \
Fathi Boudra422bf772019-12-02 11:10:16 +0200157 ARCH=aarch32 AARCH32_SP=sp_min BL2_AT_EL3=1
158
Zelalemc9531f82020-08-04 15:37:08 -0500159# RAS Extension Support
160clean_build $fvp_common_flags EL3_EXCEPTION_HANDLING=1 \
161 FAULT_INJECTION_SUPPORT=1 HANDLE_EA_EL3_FIRST=1 RAS_EXTENSION=1 \
162 SDEI_SUPPORT=1
163
164# Hardware Assisted Coherency(DynamIQ)
165clean_build $fvp_common_flags FVP_CLUSTER_COUNT=1 FVP_MAX_CPUS_PER_CLUSTER=8 \
166 HW_ASSISTED_COHERENCY=1 USE_COHERENT_MEM=0
167
168# Pointer Authentication Support
169clean_build $fvp_common_flags CTX_INCLUDE_PAUTH_REGS=1 \
170 ARM_ARCH_MINOR=5 EL3_EXCEPTION_HANDLING=1 BRANCH_PROTECTION=1 SDEI_SUPPORT=1 SPD=tspd TSP_NS_INTR_ASYNC_PREEMPT=1
171
172# Undefined Behaviour Sanitizer
173# Building with UBSAN SANITIZE_UB=on increases the executable size.
174# Hence it is only properly supported in bl31 with RESET_TO_BL31 enabled
175make $fvp_common_flags clean
176make $fvp_common_flags SANITIZE_UB=on RESET_TO_BL31=1 bl31
177
178# debugfs feature
179clean_build $fvp_common_flags DEBUG=1 USE_DEBUGFS=1
180
181# MPAM feature
182clean_build $fvp_common_flags ENABLE_MPAM_FOR_LOWER_ELS=1
183
184# Using GICv3.1 driver with extended PPI and SPI range
185clean_build $fvp_common_flags GIC_EXT_INTID=1
186
187# Using GICv4 features with extended PPI and SPI range
188clean_build $fvp_common_flags GIC_ENABLE_V4_EXTN=1 GIC_EXT_INTID=1
189
Alexei Fedorov20fdf502020-07-27 17:36:38 +0100190# Measured Boot
191clean_build $fvp_common_flags ${ARM_TBB_OPTIONS} MEASURED_BOOT=1
192
Fathi Boudra422bf772019-12-02 11:10:16 +0200193#
194# Juno platform
195# We'll use the following flags for all Juno builds.
196#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500197juno_common_flags="$(common_flags) PLAT=juno"
Fathi Boudra422bf772019-12-02 11:10:16 +0200198clean_build $juno_common_flags SPD=tspd ${ARM_TBB_OPTIONS}
199clean_build $juno_common_flags EL3_PAYLOAD=0x80000000
200clean_build $juno_common_flags ENABLE_STACK_PROTECTOR=strong
201clean_build $juno_common_flags CSS_USE_SCMI_SDS_DRIVER=0
Zelalemc9531f82020-08-04 15:37:08 -0500202clean_build $juno_common_flags SPD=tspd ${ARM_TBB_OPTIONS} ARM_CRYPTOCELL_INTEG=1 CCSBROM_LIB_PATH=${CRYPTOCELL_LIB_PATH} KEY_SIZE=2048
Fathi Boudra422bf772019-12-02 11:10:16 +0200203
204#
205# System Guidance for Infrastructure platform SGI575
Zelalemc9531f82020-08-04 15:37:08 -0500206# Enable build config with RAS_EXTENSION to cover more files
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500207make $(common_flags) PLAT=sgi575 ${ARM_TBB_OPTIONS} EL3_EXCEPTION_HANDLING=1 FAULT_INJECTION_SUPPORT=1 \
Zelalemc9531f82020-08-04 15:37:08 -0500208 HANDLE_EA_EL3_FIRST=1 RAS_EXTENSION=1 SDEI_SUPPORT=1 SPM_MM=1 all
Fathi Boudra422bf772019-12-02 11:10:16 +0200209#
Zelalemc9531f82020-08-04 15:37:08 -0500210# System Guidance for Mobile platform SGM775
211#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500212make $(common_flags) PLAT=sgm775 ${ARM_TBB_OPTIONS} SPD=tspd \
Zelalemc9531f82020-08-04 15:37:08 -0500213 CSS_USE_SCMI_SDS_DRIVER=1 all
Fathi Boudra422bf772019-12-02 11:10:16 +0200214
215#
Vijayenthiran Subramaniam2a47a6d2020-07-22 14:16:58 +0530216# System Guidance for Infrastructure platform RD-N1-Edge-Dual
Fathi Boudra422bf772019-12-02 11:10:16 +0200217#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500218make $(common_flags) PLAT=rdn1edge CSS_SGI_CHIP_COUNT=2 ${ARM_TBB_OPTIONS} all
Fathi Boudra422bf772019-12-02 11:10:16 +0200219
220#
221# System Guidance for Infrastructure platform RD-E1Edge
222#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500223make $(common_flags) PLAT=rde1edge ${ARM_TBB_OPTIONS} CSS_SGI_CHIP_COUNT=1 all
Zelalemc9531f82020-08-04 15:37:08 -0500224
225#
226# System Guidance for Infrastructure platform RD-Daniel
227#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500228make $(common_flags) PLAT=rddaniel ${ARM_TBB_OPTIONS} all
Zelalemc9531f82020-08-04 15:37:08 -0500229
230#
231# System Guidance for Infrastructure platform RD-Danielxlr
232#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500233make $(common_flags) PLAT=rddanielxlr ${ARM_TBB_OPTIONS} CSS_SGI_CHIP_COUNT=4 all
Zelalemc9531f82020-08-04 15:37:08 -0500234
235#
236# Neoverse N1 SDP platform
237#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500238make $(common_flags) PLAT=n1sdp ${ARM_TBB_OPTIONS} all
Zelalemc9531f82020-08-04 15:37:08 -0500239
240#
241# FVP VE platform
242#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500243make $(common_flags) PLAT=fvp_ve AARCH32_SP=sp_min ARCH=aarch32 \
Zelalemc9531f82020-08-04 15:37:08 -0500244 CROSS_COMPILE=arm-none-eabi- ARM_ARCH_MAJOR=7 \
245 ARM_CORTEX_A5=yes ARM_XLAT_TABLES_LIB_V1=1 \
246 FVP_HW_CONFIG_DTS=fdts/fvp-ve-Cortex-A5x1.dts all
247
248#
249# A5 DesignStart Platform
250#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500251make $(common_flags) PLAT=a5ds AARCH32_SP=sp_min ARCH=aarch32 \
Zelalemc9531f82020-08-04 15:37:08 -0500252 ARM_ARCH_MAJOR=7 ARM_CORTEX_A5=yes ARM_XLAT_TABLES_LIB_V1=1 \
253 CROSS_COMPILE=arm-none-eabi- FVP_HW_CONFIG_DTS=fdts/a5ds.dts
254
255#
256# Corstone700 Platform
257#
258
259corstone700_common_flags="CROSS_COMPILE=arm-none-eabi- \
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500260 $(common_flags) \
Zelalemc9531f82020-08-04 15:37:08 -0500261 PLAT=corstone700 \
262 ARCH=aarch32 \
263 RESET_TO_SP_MIN=1 \
264 AARCH32_SP=sp_min \
265 ARM_LINUX_KERNEL_AS_BL33=0 \
266 ARM_PRELOADED_DTB_BASE=0x80400000 \
267 ENABLE_PIE=1 \
Zelalemc9531f82020-08-04 15:37:08 -0500268 ENABLE_STACK_PROTECTOR=all \
269 all"
270
271echo "Info: Building Corstone700 FVP ..."
272
273make TARGET_PLATFORM=fvp ${corstone700_common_flags}
274
275echo "Info: Building Corstone700 FPGA ..."
276
277make TARGET_PLATFORM=fpga ${corstone700_common_flags}
278
279#
280# Arm internal FPGA port
281#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500282make PLAT=arm_fpga $(common_flags) CROSS_COMPILE=aarch64-none-elf- \
Zelalemc9531f82020-08-04 15:37:08 -0500283 FPGA_PRELOADED_DTB_BASE=0x88000000 PRELOADED_BL33_BASE=0x82080000 all
284
285#
286# Total Compute platform
287#
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500288make $(common_flags) PLAT=tc0 ${ARM_TBB_OPTIONS} all
Fathi Boudra422bf772019-12-02 11:10:16 +0200289
290# Partners' platforms.
291# Enable as many features as possible.
292# We don't need to clean between each build here because we only do one build
293# per platform so we don't hit the build flags dependency problem.
Fathi Boudra422bf772019-12-02 11:10:16 +0200294
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500295make PLAT=mt8173 $(common_flags) all
296make PLAT=mt8183 $(common_flags) all
Fathi Boudra422bf772019-12-02 11:10:16 +0200297
Zelalemc9531f82020-08-04 15:37:08 -0500298make PLAT=rk3288 CROSS_COMPILE=arm-none-eabi- \
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500299 $(common_flags) ARCH=aarch32 AARCH32_SP=sp_min all
300make PLAT=rk3368 $(common_flags) COREBOOT=1 all
301make PLAT=rk3399 $(common_flags) COREBOOT=1 PLAT_RK_DP_HDCP=1 all
302make PLAT=rk3328 $(common_flags) COREBOOT=1 PLAT_RK_SECURE_DDR_MINILOADER=1 all
303make PLAT=px30 $(common_flags) PLAT_RK_SECURE_DDR_MINILOADER=1 all
Fathi Boudra422bf772019-12-02 11:10:16 +0200304
305# Although we do several consecutive builds for the Tegra platform below, we
306# don't need to clean between each one because the Tegra makefiles specify
307# a different build directory per SoC.
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500308make PLAT=tegra TARGET_SOC=t210 $(common_flags) all
309make PLAT=tegra TARGET_SOC=t132 $(common_flags) all
310make PLAT=tegra TARGET_SOC=t186 $(common_flags) all
311make PLAT=tegra TARGET_SOC=t194 $(common_flags) all
Fathi Boudra422bf772019-12-02 11:10:16 +0200312
313# For the Xilinx platform, artificially increase the extents of BL31 memory
314# (using the platform-specific build options ZYNQMP_ATF_MEM_{BASE,SIZE}).
315# If we keep the default values, BL31 doesn't fit when it is built with all
316# these build flags.
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500317make PLAT=zynqmp $(common_flags) \
Fathi Boudra422bf772019-12-02 11:10:16 +0200318 RESET_TO_BL31=1 SPD=tspd \
319 ZYNQMP_ATF_MEM_BASE=0xFFFC0000 ZYNQMP_ATF_MEM_SIZE=0x00040000 \
320 all
321
Zelalemc9531f82020-08-04 15:37:08 -0500322# Build both for silicon (default) and virtual QEMU platform.
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500323clean_build PLAT=versal $(common_flags)
324clean_build PLAT=versal $(common_flags) VERSAL_PLATFORM=versal_virt
Zelalemc9531f82020-08-04 15:37:08 -0500325
326# Platforms from Allwinner
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500327make PLAT=sun50i_a64 $(common_flags) all
328make PLAT=sun50i_h6 $(common_flags) all
Zelalemc9531f82020-08-04 15:37:08 -0500329
330# Platforms from i.MX
331make AARCH32_SP=optee ARCH=aarch32 ARM_ARCH_MAJOR=7 ARM_CORTEX_A7=yes \
332 CROSS_COMPILE=arm-none-eabi- PLAT=warp7 ${TBB_OPTIONS} \
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500333 $(common_flags) all
Zelalemc9531f82020-08-04 15:37:08 -0500334make AARCH32_SP=optee ARCH=aarch32 CROSS_COMPILE=arm-none-eabi- PLAT=picopi \
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500335 $(common_flags) all
336make PLAT=imx8mm $(common_flags) all
337make PLAT=imx8mn $(common_flags) all
338make PLAT=imx8mp $(common_flags) all
Zelalemc9531f82020-08-04 15:37:08 -0500339
340# Temporarily building in release mode until the following ticket is resolved:
341# https://developer.trustedfirmware.org/T626
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500342# make PLAT=imx8mq $(common_flags) all
343make PLAT=imx8mq $(common_flags release) all
Zelalemc9531f82020-08-04 15:37:08 -0500344
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500345make PLAT=imx8qm $(common_flags) all
346make PLAT=imx8qx $(common_flags) all
Zelalemc9531f82020-08-04 15:37:08 -0500347
348# Platforms from Intel
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500349make PLAT=stratix10 $(common_flags) all
350make PLAT=agilex $(common_flags) all
Zelalemc9531f82020-08-04 15:37:08 -0500351
352# Platforms from Broadcom
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500353clean_build PLAT=stingray $(common_flags) BOARD_CFG=bcm958742t INCLUDE_EMMC_DRIVER_ERASE_CODE=1
354clean_build PLAT=stingray $(common_flags) BOARD_CFG=bcm958742t-ns3 INCLUDE_EMMC_DRIVER_ERASE_CODE=1
Zelalemc9531f82020-08-04 15:37:08 -0500355
356# Platforms from Marvell
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500357make PLAT=a3700 $(common_flags) SCP_BL2=/dev/null all
Zelalemc9531f82020-08-04 15:37:08 -0500358# Source files from mv-ddr-marvell repository are necessary
359# to build below four platforms
Manish Pandey62dc3d92020-08-10 16:29:47 +0100360wget http://files.oss.arm.com/downloads/tf-a/mv-ddr-marvell/mv-ddr-marvell-fae3f6c98230ae51a78e248af5de96fac97a8fca.tar.gz 2> /dev/null
361tar -xzf mv-ddr-marvell-fae3f6c98230ae51a78e248af5de96fac97a8fca.tar.gz 2> /dev/null
Zelalemc9531f82020-08-04 15:37:08 -0500362mv mv-ddr-marvell drivers/marvell/mv_ddr
363
364# These platforms from Marvell have dependency on GCC-6.2.1 toolchain
365make PLAT=a80x0 DEBUG=1 SCP_BL2=/dev/null \
366 CROSS_COMPILE=/arm/pdsw/tools/gcc-linaro-6.2.1-2016.11-x86_64_aarch64-linux-gnu/bin/aarch64-linux-gnu- all
367make PLAT=a80x0_mcbin DEBUG=1 SCP_BL2=/dev/null \
368 CROSS_COMPILE=/arm/pdsw/tools/gcc-linaro-6.2.1-2016.11-x86_64_aarch64-linux-gnu/bin/aarch64-linux-gnu- all
369make PLAT=a70x0 DEBUG=1 SCP_BL2=/dev/null \
370 CROSS_COMPILE=/arm/pdsw/tools/gcc-linaro-6.2.1-2016.11-x86_64_aarch64-linux-gnu/bin/aarch64-linux-gnu- all
371make PLAT=a70x0_amc DEBUG=1 SCP_BL2=/dev/null \
372 CROSS_COMPILE=/arm/pdsw/tools/gcc-linaro-6.2.1-2016.11-x86_64_aarch64-linux-gnu/bin/aarch64-linux-gnu- all
373make PLAT=a80x0_puzzle DEBUG=1 SCP_BL2=/dev/null \
374 CROSS_COMPILE=/arm/pdsw/tools/gcc-linaro-6.2.1-2016.11-x86_64_aarch64-linux-gnu/bin/aarch64-linux-gnu- all
375
376# Removing the source files
377rm -rf drivers/marvell/mv_ddr 2> /dev/null
378
379# Platforms from Meson
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500380make PLAT=gxbb $(common_flags) all
381make PLAT=gxl $(common_flags) all
382make PLAT=g12a $(common_flags) all
Zelalemc9531f82020-08-04 15:37:08 -0500383
384# Platforms from Renesas
385# Renesas R-Car D3 Automotive SoC
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500386clean_build PLAT=rcar $(common_flags) BL32=Makefile \
Zelalemc9531f82020-08-04 15:37:08 -0500387 BL33=Makefile LIFEC_DBSC_PROTECT_ENABLE=0 LSI=D3 \
388 MBEDTLS_DIR=$(pwd)/mbedtls PMIC_ROHM_BD9571=0 \
389 RCAR_AVS_SETTING_ENABLE=0 SPD=none RCAR_LOSSY_ENABLE=0 \
390 RCAR_SA0_SIZE=0 RCAR_SYSTEM_SUSPEND=0 TRUSTED_BOARD_BOOT=1
391
392# Renesas R-Car H3 Automotive SoC
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500393clean_build PLAT=rcar $(common_flags) BL32=Makefile \
Zelalemc9531f82020-08-04 15:37:08 -0500394 BL33=Makefile MBEDTLS_DIR=$(pwd)/mbedtls LSI=H3 \
395 MACHINE=ulcb PMIC_LEVEL_MODE=0 RCAR_DRAM_LPDDR4_MEMCONF=0 \
396 RCAR_DRAM_SPLIT=1 RCAR_GEN3_ULCB=1 SPD=opteed \
397 TRUSTED_BOARD_BOOT=1
398
399# Renesas R-Car H3N Automotive SoC
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500400clean_build PLAT=rcar $(common_flags) BL32=Makefile \
Zelalemc9531f82020-08-04 15:37:08 -0500401 BL33=Makefile MBEDTLS_DIR=$(pwd)/mbedtls LSI=H3N \
402 SPD=opteed TRUSTED_BOARD_BOOT=1
403
404# Renesas R-Car M3 Automotive SoC
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500405clean_build PLAT=rcar $(common_flags) BL32=Makefile \
Zelalemc9531f82020-08-04 15:37:08 -0500406 BL33=Makefile MBEDTLS_DIR=$(pwd)/mbedtls LSI=M3 \
407 MACHINE=ulcb PMIC_LEVEL_MODE=0 RCAR_DRAM_LPDDR4_MEMCONF=0 \
408 RCAR_DRAM_SPLIT=2 RCAR_GEN3_ULCB=1 SPD=opteed \
409 TRUSTED_BOARD_BOOT=1
410
411# Renesas R-Car M3N Automotive SoC
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500412clean_build PLAT=rcar $(common_flags) BL32=Makefile \
Zelalemc9531f82020-08-04 15:37:08 -0500413 BL33=Makefile MBEDTLS_DIR=$(pwd)/mbedtls LSI=M3N \
414 MACHINE=ulcb PMIC_LEVEL_MODE=0 RCAR_DRAM_LPDDR4_MEMCONF=0 \
415 RCAR_GEN3_ULCB=1 SPD=opteed TRUSTED_BOARD_BOOT=1
416
417# Renesas R-Car E3 Automotive SoC
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500418clean_build PLAT=rcar $(common_flags) BL32=Makefile \
Zelalemc9531f82020-08-04 15:37:08 -0500419 BL33=Makefile MBEDTLS_DIR=$(pwd)/mbedtls LSI=E3 \
420 RCAR_AVS_SETTING_ENABLE=0 RCAR_DRAM_DDR3L_MEMCONF=0 \
421 RCAR_SA0_SIZE=0 SPD=opteed TRUSTED_BOARD_BOOT=1
422
423# Renesas R-Car V3M Automotive SoC
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500424clean_build PLAT=rcar $(common_flags) BL32=Makefile \
Zelalemc9531f82020-08-04 15:37:08 -0500425 MBEDTLS_DIR=$(pwd)/mbedtls BL33=Makefile LSI=V3M MACHINE=eagle \
426 PMIC_ROHM_BD9571=0 RCAR_DRAM_SPLIT=0 RCAR_SYSTEM_SUSPEND=0 \
427 AVS_SETTING_ENABLE=0 SPD=none TRUSTED_BOARD_BOOT=1
428
429# Platforms from ST
430make PLAT=stm32mp1 CROSS_COMPILE=arm-none-eabi- \
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500431 $(common_flags) ARM_ARCH_MAJOR=7 STM32MP_EMMC=1 \
Zelalemc9531f82020-08-04 15:37:08 -0500432 STM32MP_RAW_NAND=1 STM32MP_SDMMC=1 STM32MP_SPI_NAND=1 STM32MP_SPI_NOR=1 \
433 ARCH=aarch32 AARCH32_SP=sp_min ENABLE_STACK_PROTECTOR=strong bl1 bl2 bl32
434
435# Platforms from TI
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500436make PLAT=k3 $(common_flags) all
Zelalemc9531f82020-08-04 15:37:08 -0500437
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500438clean_build PLAT=qemu $(common_flags) ${TBB_OPTIONS}
Zelalemc9531f82020-08-04 15:37:08 -0500439# Use GICV3 driver
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500440clean_build PLAT=qemu $(common_flags) QEMU_USE_GIC_DRIVER=QEMU_GICV3 \
Zelalemc9531f82020-08-04 15:37:08 -0500441 ENABLE_STACK_PROTECTOR=strong
442# Use encrypted FIP feature.
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500443clean_build PLAT=qemu $(common_flags) ${TBB_OPTIONS} \
Zelalemc9531f82020-08-04 15:37:08 -0500444 BL32_RAM_LOCATION=tdram DECRYPTION_SUPPORT=aes_gcm ENCRYPT_BL31=1 \
445 ENCRYPT_BL32=1 FW_ENC_STATUS=0 SPD=opteed
446
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500447clean_build PLAT=qemu_sbsa $(common_flags)
Fathi Boudra422bf772019-12-02 11:10:16 +0200448
449# For hikey enable PMF to include all files in the platform port
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500450make PLAT=hikey $(common_flags) ${TBB_OPTIONS} ENABLE_PMF=1 all
451make PLAT=hikey960 $(common_flags) ${TBB_OPTIONS} all
452make PLAT=poplar $(common_flags) all
Fathi Boudra422bf772019-12-02 11:10:16 +0200453
Zelalemc9531f82020-08-04 15:37:08 -0500454# Platforms from Socionext
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500455clean_build PLAT=uniphier $(common_flags) ${TBB_OPTIONS} SPD=tspd
456clean_build PLAT=uniphier $(common_flags) FIP_GZIP=1
Fathi Boudra422bf772019-12-02 11:10:16 +0200457
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500458clean_build PLAT=synquacer $(common_flags) SPM_MM=1 \
Zelalemc9531f82020-08-04 15:37:08 -0500459 EL3_EXCEPTION_HANDLING=1 PRELOADED_BL33_BASE=0x0
460
461# Support for SCP Message Interface protocol with platform specific drivers
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500462clean_build PLAT=synquacer $(common_flags) \
Zelalemc9531f82020-08-04 15:37:08 -0500463 PRELOADED_BL33_BASE=0x0 SQ_USE_SCMI_DRIVER=1
464
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500465make PLAT=poplar $(common_flags) all
Fathi Boudra422bf772019-12-02 11:10:16 +0200466
Zelalemc9531f82020-08-04 15:37:08 -0500467# Raspberry Pi Platforms
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500468make PLAT=rpi3 $(common_flags) ${TBB_OPTIONS} \
Zelalemc9531f82020-08-04 15:37:08 -0500469 ENABLE_STACK_PROTECTOR=strong PRELOADED_BL33_BASE=0xDEADBEEF all
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500470make PLAT=rpi4 $(common_flags) all
Fathi Boudra422bf772019-12-02 11:10:16 +0200471
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500472# Cannot use $(common_flags) for LS1043 platform, as then
Fathi Boudra422bf772019-12-02 11:10:16 +0200473# the binaries do not fit in memory.
474clean_build PLAT=ls1043 SPD=opteed ENABLE_STACK_PROTECTOR=strong
475clean_build PLAT=ls1043 SPD=tspd
476
Zelalemc9531f82020-08-04 15:37:08 -0500477# A113D (AXG) platform.
Leonardo Sandoval97e2ef02020-08-06 13:29:08 -0500478clean_build PLAT=axg $(common_flags) SPD=opteed
479clean_build PLAT=axg $(common_flags) AML_USE_ATOS=1
Zelalemc9531f82020-08-04 15:37:08 -0500480
Fathi Boudra422bf772019-12-02 11:10:16 +0200481cd ..