blob: 7b8cb0c8cfadb9ef8a2f6c0813d6b81e3e47fdaa [file] [log] [blame]
Miklos Balint386b8b52017-11-29 13:12:32 +00001/*
Jaykumar Pitambarbhai Patel98e6ce42020-01-06 12:42:42 +05302 * Copyright (c) 2017-2020, Arm Limited. All rights reserved.
Miklos Balint386b8b52017-11-29 13:12:32 +00003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 *
6 */
7
Ken Liu55ba01f2021-01-20 17:34:50 +08008#include "ffm/tfm_boot_data.h"
TTornblom83d96372019-11-19 12:53:16 +01009#include "region.h"
Summer Qinf993cd42020-08-12 16:55:17 +080010#include "spm_ipc.h"
Summer Qin0eb7c912020-08-19 16:08:50 +080011#include "tfm_hal_platform.h"
Mingyang Sund1ed6732020-08-26 15:52:21 +080012#include "tfm_hal_isolation.h"
Summer Qin830c5542020-02-14 13:44:20 +080013#include "tfm_irq_list.h"
14#include "tfm_nspm.h"
15#include "tfm_spm_hal.h"
Shawn Shanf5471ba2020-09-17 17:34:50 +080016#include "tfm_spm_log.h"
Summer Qin830c5542020-02-14 13:44:20 +080017#include "tfm_version.h"
Miklos Balint386b8b52017-11-29 13:12:32 +000018
Miklos Balint386b8b52017-11-29 13:12:32 +000019/*
20 * Avoids the semihosting issue
21 * FixMe: describe 'semihosting issue'
22 */
23#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
24__asm(" .global __ARM_use_no_argv\n");
25#endif
26
27#ifndef TFM_LVL
28#error TFM_LVL is not defined!
Kevin Peng25b190b2020-10-30 17:10:45 +080029#elif (TFM_LVL != 1) && (TFM_LVL != 2) && (TFM_LVL != 3)
30#error Invalid TFM_LVL value. Only TFM_LVL 1, 2 and 3 are supported in IPC model!
Edison Aicb0ecf62019-07-10 18:43:51 +080031#endif
Miklos Balint386b8b52017-11-29 13:12:32 +000032
Mate Toth-Pal6bb416a2019-05-07 16:23:55 +020033REGION_DECLARE(Image$$, ARM_LIB_STACK_MSP, $$ZI$$Base);
34
Summer Qin830c5542020-02-14 13:44:20 +080035static int32_t tfm_core_init(void)
Miklos Balint386b8b52017-11-29 13:12:32 +000036{
Mate Toth-Pal4341de02018-10-02 12:55:47 +020037 size_t i;
Summer Qin0eb7c912020-08-19 16:08:50 +080038 enum tfm_hal_status_t hal_status = TFM_HAL_ERROR_GENERIC;
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020039 enum tfm_plat_err_t plat_err = TFM_PLAT_ERR_SYSTEM_ERR;
40 enum irq_target_state_t irq_target_state = TFM_IRQ_TARGET_STATE_SECURE;
Mate Toth-Pal4341de02018-10-02 12:55:47 +020041
Miklos Balint386b8b52017-11-29 13:12:32 +000042 /* Enables fault handlers */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020043 plat_err = tfm_spm_hal_enable_fault_handlers();
44 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
45 return TFM_ERROR_GENERIC;
46 }
Miklos Balint386b8b52017-11-29 13:12:32 +000047
Marc Moreno Berengue8e0fa7a2018-10-04 18:25:13 +010048 /* Configures the system reset request properties */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020049 plat_err = tfm_spm_hal_system_reset_cfg();
50 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
51 return TFM_ERROR_GENERIC;
52 }
Marc Moreno Berengue8e0fa7a2018-10-04 18:25:13 +010053
Marc Moreno Berengued584b612018-11-26 11:46:31 +000054 /* Configures debug authentication */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020055 plat_err = tfm_spm_hal_init_debug();
56 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
57 return TFM_ERROR_GENERIC;
58 }
Miklos Balint386b8b52017-11-29 13:12:32 +000059
Jaykumar Pitambarbhai Patel98e6ce42020-01-06 12:42:42 +053060 /*
61 * Access to any peripheral should be performed after programming
62 * the necessary security components such as PPC/SAU.
63 */
Mingyang Sund1ed6732020-08-26 15:52:21 +080064 hal_status = tfm_hal_set_up_static_boundaries();
65 if (hal_status != TFM_HAL_SUCCESS) {
Jaykumar Pitambarbhai Patel98e6ce42020-01-06 12:42:42 +053066 return TFM_ERROR_GENERIC;
67 }
68
Andrei Narkevitch5bba54c2019-09-23 14:09:13 -070069 /* Performs platform specific initialization */
Summer Qin0eb7c912020-08-19 16:08:50 +080070 hal_status = tfm_hal_platform_init();
71 if (hal_status != TFM_HAL_SUCCESS) {
Andrei Narkevitch5bba54c2019-09-23 14:09:13 -070072 return TFM_ERROR_GENERIC;
73 }
Miklos Balint386b8b52017-11-29 13:12:32 +000074
Jamie Fox45587672020-08-17 18:31:14 +010075 /* Configures architecture-specific coprocessors */
76 tfm_arch_configure_coprocessors();
77
Shawn Shanf5471ba2020-09-17 17:34:50 +080078 SPMLOG_INFMSG("\033[1;34m[Sec Thread] Secure image initializing!\033[0m\r\n");
Miklos Balint6cbeba62018-04-12 17:31:34 +020079
Shawn Shanf5471ba2020-09-17 17:34:50 +080080 SPMLOG_DBGMSGVAL("TF-M isolation level is: ", TFM_LVL);
Miklos Balint386b8b52017-11-29 13:12:32 +000081
Tamas Ban9ff535b2018-09-18 08:15:18 +010082 tfm_core_validate_boot_data();
83
Miklos Balint386b8b52017-11-29 13:12:32 +000084 configure_ns_code();
85
86 /* Configures all interrupts to retarget NS state, except for
87 * secure peripherals
88 */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020089 plat_err = tfm_spm_hal_nvic_interrupt_target_state_cfg();
90 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
91 return TFM_ERROR_GENERIC;
92 }
Mate Toth-Pal4341de02018-10-02 12:55:47 +020093
94 for (i = 0; i < tfm_core_irq_signals_count; ++i) {
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020095 plat_err = tfm_spm_hal_set_secure_irq_priority(
Mate Toth-Pal4341de02018-10-02 12:55:47 +020096 tfm_core_irq_signals[i].irq_line,
97 tfm_core_irq_signals[i].irq_priority);
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020098 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
99 return TFM_ERROR_GENERIC;
100 }
101 irq_target_state = tfm_spm_hal_set_irq_target_state(
102 tfm_core_irq_signals[i].irq_line,
103 TFM_IRQ_TARGET_STATE_SECURE);
104 if (irq_target_state != TFM_IRQ_TARGET_STATE_SECURE) {
105 return TFM_ERROR_GENERIC;
106 }
Mate Toth-Pal4341de02018-10-02 12:55:47 +0200107 }
108
Miklos Balint386b8b52017-11-29 13:12:32 +0000109 /* Enable secure peripherals interrupts */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200110 plat_err = tfm_spm_hal_nvic_interrupt_enable();
111 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
112 return TFM_ERROR_GENERIC;
113 }
Miklos Balint386b8b52017-11-29 13:12:32 +0000114
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200115 return TFM_SUCCESS;
Miklos Balint386b8b52017-11-29 13:12:32 +0000116}
117
118int main(void)
119{
Mate Toth-Pal6bb416a2019-05-07 16:23:55 +0200120 /* set Main Stack Pointer limit */
Ken Liu05e13ba2020-07-25 10:31:33 +0800121 tfm_arch_init_secure_msp((uint32_t)&REGION_NAME(Image$$, ARM_LIB_STACK_MSP,
David Huf363fe92019-07-02 13:03:30 +0800122 $$ZI$$Base));
Mate Toth-Pal6bb416a2019-05-07 16:23:55 +0200123
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200124 if (tfm_core_init() != TFM_SUCCESS) {
Edison Ai9059ea02019-11-28 13:46:14 +0800125 tfm_core_panic();
Hugues de Valon4bf875b2019-02-19 14:53:49 +0000126 }
Soby Mathewc64adbc2020-03-11 12:33:44 +0000127 /* Print the TF-M version */
Shawn Shan45578e92020-10-19 17:50:02 +0800128 SPMLOG_INFMSG("\033[1;34mBooting TFM v"VERSION_FULLSTR"\033[0m\r\n");
Miklos Balint386b8b52017-11-29 13:12:32 +0000129
Hugues de Valon4bf875b2019-02-19 14:53:49 +0000130 if (tfm_spm_db_init() != SPM_ERR_OK) {
Edison Ai9059ea02019-11-28 13:46:14 +0800131 tfm_core_panic();
Hugues de Valon4bf875b2019-02-19 14:53:49 +0000132 }
Mate Toth-Pal936c33b2018-04-10 14:02:07 +0200133
Edison Ai4d66dc32019-02-18 17:58:49 +0800134 /*
135 * Prioritise secure exceptions to avoid NS being able to pre-empt
136 * secure SVC or SecureFault. Do it before PSA API initialization.
137 */
Ken Liu50e21092020-10-14 16:42:15 +0800138 tfm_arch_set_secure_exception_priorities();
Ken Liu490281d2019-12-30 15:55:26 +0800139
140 /* Move to handler mode for further SPM initialization. */
141 tfm_core_handler_mode();
Miklos Balint386b8b52017-11-29 13:12:32 +0000142}