blob: 0e82aa21b79faa805d265ceb5b56a1d128433761 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Dan Handleye83b0ca2014-01-14 18:17:09 +00002 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
Dan Handley97043ac2014-04-09 13:14:54 +010031#include <assert.h>
Soby Mathewc1df3be2014-03-12 14:52:51 +000032#include <console.h>
Soby Mathewc1df3be2014-03-12 14:52:51 +000033#include <pl011.h>
Achin Gupta4f6ad662013-10-25 09:08:21 +010034
Vikram Kanigiri0796fe02014-03-25 17:35:26 +000035static unsigned long uart_base;
Achin Gupta4f6ad662013-10-25 09:08:21 +010036
Soby Mathewc1df3be2014-03-12 14:52:51 +000037void console_init(unsigned long base_addr)
38{
Vikram Kanigiri0796fe02014-03-25 17:35:26 +000039 /* TODO: assert() internally calls printf() and will result in
40 * an infinite loop. This needs to be fixed with some kind of
41 * exception mechanism or early panic support. This also applies
42 * to the other assert() calls below.
43 */
44 assert(base_addr);
45
Soby Mathewc1df3be2014-03-12 14:52:51 +000046 /* Initialise internal base address variable */
47 uart_base = base_addr;
Achin Gupta4f6ad662013-10-25 09:08:21 +010048
Soby Mathewc1df3be2014-03-12 14:52:51 +000049 /* Baud Rate */
50#if defined(PL011_INTEGER) && defined(PL011_FRACTIONAL)
51 pl011_write_ibrd(uart_base, PL011_INTEGER);
52 pl011_write_fbrd(uart_base, PL011_FRACTIONAL);
53#else
54 pl011_setbaudrate(uart_base, PL011_BAUDRATE);
55#endif
56
57 pl011_write_lcr_h(uart_base, PL011_LINE_CONTROL);
58
59 /* Clear any pending errors */
60 pl011_write_ecr(uart_base, 0);
61
62 /* Enable tx, rx, and uart overall */
63 pl011_write_cr(uart_base, PL011_UARTCR_RXE | PL011_UARTCR_TXE |
64 PL011_UARTCR_UARTEN);
65
66}
67
Soby Mathewa43d4312014-04-07 15:28:55 +010068#define WAIT_UNTIL_UART_FREE(base) while ((pl011_read_fr(base)\
69 & PL011_UARTFR_TXFF) == 1)
Soby Mathewc1df3be2014-03-12 14:52:51 +000070int console_putc(int c)
71{
Vikram Kanigiri0796fe02014-03-25 17:35:26 +000072 assert(uart_base);
73
Soby Mathewa43d4312014-04-07 15:28:55 +010074 if (c == '\n') {
75 WAIT_UNTIL_UART_FREE(uart_base);
76 pl011_write_dr(uart_base, '\r');
77 }
Soby Mathewc1df3be2014-03-12 14:52:51 +000078
Soby Mathewa43d4312014-04-07 15:28:55 +010079 WAIT_UNTIL_UART_FREE(uart_base);
Soby Mathewc1df3be2014-03-12 14:52:51 +000080 pl011_write_dr(uart_base, c);
81 return c;
82}
83
84int console_getc(void)
85{
Vikram Kanigiri0796fe02014-03-25 17:35:26 +000086 assert(uart_base);
87
Soby Mathewc1df3be2014-03-12 14:52:51 +000088 while ((pl011_read_fr(uart_base) & PL011_UARTFR_RXFE) != 0)
89 ;
90 return pl011_read_dr(uart_base);
91}