blob: b622ea0d4ecd2c9ebaf65027af817b963922940d [file] [log] [blame]
Juan Pablo Condea0594ad2023-09-19 14:57:29 -05001/*
Boyan Karatotev45c73282024-09-20 13:37:51 +01002 * Copyright (c) 2023-2024, Arm Limited. All rights reserved.
Juan Pablo Condea0594ad2023-09-19 14:57:29 -05003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#ifndef TRAVIS_H
8#define TRAVIS_H
9
10#define TRAVIS_MIDR U(0x410FD8C0)
11
12/*******************************************************************************
13 * CPU Extended Control register specific definitions
14 ******************************************************************************/
15#define TRAVIS_IMP_CPUECTLR_EL1 S3_0_C15_C1_4
16
17/*******************************************************************************
18 * CPU Power Control register specific definitions
19 ******************************************************************************/
20#define TRAVIS_IMP_CPUPWRCTLR_EL1 S3_0_C15_C2_7
21#define TRAVIS_IMP_CPUPWRCTLR_EL1_CORE_PWRDN_EN_BIT U(1)
22
Juan Pablo Condea0594ad2023-09-19 14:57:29 -050023#endif /* TRAVIS_H */