blob: fef7ef600e2ef8e8114d488f1f323d54b26b6089 [file] [log] [blame]
Achin Guptabdd25962019-10-11 15:41:16 +01001/*
Madhukar Pappireddyf0b64e52023-03-02 16:33:25 -06002 * Copyright (c) 2019-2023, Arm Limited and Contributors. All rights reserved.
Achin Guptabdd25962019-10-11 15:41:16 +01003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#ifndef SPMD_PRIVATE_H
8#define SPMD_PRIVATE_H
9
Claus Pedersen885e2682022-09-12 22:42:58 +000010#include <common/bl_common.h>
Achin Guptabdd25962019-10-11 15:41:16 +010011#include <context.h>
12
13/*******************************************************************************
14 * Constants that allow assembler code to preserve callee-saved registers of the
15 * C runtime context while performing a security state switch.
16 ******************************************************************************/
17#define SPMD_C_RT_CTX_X19 0x0
18#define SPMD_C_RT_CTX_X20 0x8
19#define SPMD_C_RT_CTX_X21 0x10
20#define SPMD_C_RT_CTX_X22 0x18
21#define SPMD_C_RT_CTX_X23 0x20
22#define SPMD_C_RT_CTX_X24 0x28
23#define SPMD_C_RT_CTX_X25 0x30
24#define SPMD_C_RT_CTX_X26 0x38
25#define SPMD_C_RT_CTX_X27 0x40
26#define SPMD_C_RT_CTX_X28 0x48
27#define SPMD_C_RT_CTX_X29 0x50
28#define SPMD_C_RT_CTX_X30 0x58
29
30#define SPMD_C_RT_CTX_SIZE 0x60
31#define SPMD_C_RT_CTX_ENTRIES (SPMD_C_RT_CTX_SIZE >> DWORD_SHIFT)
32
33#ifndef __ASSEMBLER__
Achin Guptabdd25962019-10-11 15:41:16 +010034#include <stdint.h>
Olivier Depreza334c4e2019-10-28 09:15:52 +000035#include <lib/psci/psci_lib.h>
36#include <plat/common/platform.h>
37#include <services/ffa_svc.h>
Achin Guptabdd25962019-10-11 15:41:16 +010038
Achin Guptabdd25962019-10-11 15:41:16 +010039typedef enum spmc_state {
40 SPMC_STATE_RESET = 0,
Olivier Deprez9dcf63d2019-10-28 09:03:13 +000041 SPMC_STATE_OFF,
42 SPMC_STATE_ON_PENDING,
43 SPMC_STATE_ON
Achin Guptabdd25962019-10-11 15:41:16 +010044} spmc_state_t;
45
46/*
47 * Data structure used by the SPM dispatcher (SPMD) in EL3 to track context of
48 * the SPM core (SPMC) at the next lower EL.
49 */
50typedef struct spmd_spm_core_context {
51 uint64_t c_rt_ctx;
52 cpu_context_t cpu_ctx;
53 spmc_state_t state;
Olivier Deprez8cb99c32020-08-05 11:27:42 +020054 bool secure_interrupt_ongoing;
Raghu Krishnamurthy66bdfd62023-03-03 06:41:29 -080055#if ENABLE_SPMD_LP
56 uint8_t spmd_lp_sync_req_ongoing;
57#endif
Achin Guptabdd25962019-10-11 15:41:16 +010058} spmd_spm_core_context_t;
59
Raghu Krishnamurthy66bdfd62023-03-03 06:41:29 -080060/* Flags to indicate ongoing requests for SPMD EL3 logical partitions */
61#define SPMD_LP_FFA_DIR_REQ_ONGOING U(0x1)
Raghu Krishnamurthy0b850e92023-04-22 11:28:38 -070062#define SPMD_LP_FFA_INFO_GET_REG_ONGOING U(0x2)
Raghu Krishnamurthy66bdfd62023-03-03 06:41:29 -080063
Achin Guptabdd25962019-10-11 15:41:16 +010064/*
J-Alves662af362020-05-07 18:42:25 +010065 * Reserve ID for NS physical FFA Endpoint.
Max Shvetsovac03ac52020-03-12 15:16:40 +000066 */
Olivier Deprezc2901412020-04-16 16:59:21 +020067#define FFA_NS_ENDPOINT_ID U(0)
Max Shvetsovac03ac52020-03-12 15:16:40 +000068
Daniel Boulby9944f552021-12-09 11:20:13 +000069/* Define SPMD target function IDs for framework messages to the SPMC */
Daniel Boulby9944f552021-12-09 11:20:13 +000070#define SPMD_FWK_MSG_FFA_VERSION_REQ U(0x8)
71#define SPMD_FWK_MSG_FFA_VERSION_RESP U(0x9)
72
73/* Function to build SPMD to SPMC message */
74void spmd_build_spmc_message(gp_regs_t *gpregs, uint8_t target,
75 unsigned long long message);
76
Olivier Deprez52696942020-04-16 13:39:06 +020077/* Functions used to enter/exit SPMC synchronously */
Achin Guptabdd25962019-10-11 15:41:16 +010078uint64_t spmd_spm_core_sync_entry(spmd_spm_core_context_t *ctx);
79__dead2 void spmd_spm_core_sync_exit(uint64_t rc);
80
81/* Assembly helpers */
82uint64_t spmd_spm_core_enter(uint64_t *c_rt_ctx);
83void __dead2 spmd_spm_core_exit(uint64_t c_rt_ctx, uint64_t ret);
84
Olivier Depreza334c4e2019-10-28 09:15:52 +000085/* SPMD SPD power management handlers */
86extern const spd_pm_ops_t spmd_pm;
87
Olivier Deprezc0267cc2019-10-28 08:52:45 +000088/* SPMC entry point information helper */
89entry_point_info_t *spmd_spmc_ep_info_get(void);
90
Olivier Depreza92bc732020-03-23 09:53:06 +010091/* SPMC ID getter */
92uint16_t spmd_spmc_id_get(void);
93
Olivier Deprez02d50bb2020-06-19 15:33:41 +020094/* SPMC context on CPU based on mpidr */
95spmd_spm_core_context_t *spmd_get_context_by_mpidr(uint64_t mpidr);
96
Olivier Deprez52696942020-04-16 13:39:06 +020097/* SPMC context on current CPU get helper */
98spmd_spm_core_context_t *spmd_get_context(void);
99
Olivier Deprezcdb49d42021-01-19 15:06:47 +0100100int spmd_pm_secondary_ep_register(uintptr_t entry_point);
Olivier Deprezf0d743d2020-04-16 17:54:27 +0200101bool spmd_check_address_in_binary_image(uint64_t address);
102
Madhukar Pappireddyf0b64e52023-03-02 16:33:25 -0600103/*
104 * Platform hook in EL3 firmware to handle for Group0 secure interrupt.
105 * Return values:
106 * 0 = success
107 * otherwise it returns a negative value
108 */
109int plat_spmd_handle_group0_interrupt(uint32_t id);
Raghu Krishnamurthy95f7f6d2023-04-22 18:00:02 -0700110
111uint64_t spmd_ffa_error_return(void *handle, int error_code);
112
Achin Guptabdd25962019-10-11 15:41:16 +0100113#endif /* __ASSEMBLER__ */
114
115#endif /* SPMD_PRIVATE_H */