blob: b50ba4a10597f71d35cc6dddb97b2a9e80c0f266 [file] [log] [blame]
Gyorgy Szingdb9783c2019-04-17 21:08:48 +02001########################################
2TF-M glossary of terms and abbreviations
3########################################
4
5************
6TF-M related
7************
8.. glossary::
9
10 TF-M
11 TFM
12 Trusted Firmware for M-class
13 ARM TF-M provides a reference implementation of secure world software for ARMv8-M.
14
15 SPE : TF-M related
16 Secure Processing Environment
17 PSA term. In TF-M this means the secure domain protected by TF-M
18
19 NSPE : TF-M related
20 Non Secure Processing Enviroment
21 PSA term. In TF-M this means non secure domain typically running an OS using services provided by TF-M
22
23 SS : TF-M related
24 Secure Service
25 A component within the TEE that is atomic from a security/trust point of view, i.e. which is viewed as a single entity from a TF-M point of view
26
27 SP : TF-M related
28 Secure Partition
29 A logical container for a single secure service
30
31 SPM : TF-M related
32 Secure Partition Manager
33 The TF-M component responsible for enumeration, management and isolation of multiple Secure Partitions within the TEE
34
35 SFN : TF-M related
36 Secure Function
37 An entry function to a secure service. Multiple SFN per SS are permitted
38
39 SST : TF-M related
40 Secure Storage Service
41 Secure storage service provided by TF-M
42
43****************
44SSE-200 platform
45****************
46.. glossary::
47
48 MPC : SSE-200 platform
49 Memory Protection Controller
50 Bus slave-side security controller for memory regions
51
52 PPC : SSE-200 platform
53 Peripheral Protection Controller
54 Bus slave-side security controller for peripheral access
55
56************
57v8M-specific
58************
59.. glossary::
60
61 SSE-200 platform
62 Secure/Non-secure
63 The separation provided by TrustZone hardware components in the system
64
65 SAU
66 Secure Attribution Unit
67 Hardware component providing isolation between Secure, Non-secure Callable and Non-secure addresses
68
69
70***************
71M-class Generic
72***************
73.. glossary::
74
75 APCS
76 ARM Architecture Procedure Call Standard
77 The AAPCS defines how subroutines can be separately written, separately compiled, and separately assembled to work together. It describes a contract between a calling routine and a called routine
78
79 SVC
80 SuperVisor Call
81 ARMv7M assembly instruction to call a privileged handler function
82
83 MPU
84 Memory Protection Unit
85 Hardware component providing privilege control
86
87--------------
88
89*Copyright (c) 2017-2019, Arm Limited. All rights reserved.*