blob: bb319ec13edc9db988309150fd32e9e96013796a [file] [log] [blame]
Soby Mathewd8efe8f2020-03-16 15:19:05 +00001##########################
2Change Log & Release Notes
3##########################
4
5This document contains a summary of the new features, changes, fixes and known
6issues in each release of Trusted Firmware-M.
7
8***********
9Version 1.0
10***********
11
12New Features
13============
14- First major release.
15
16- A Secure FW with support for PSA Level 1 and 2 isolation on Armv8-M
17 using TrustZone extension and Dual-core Cortex-M config.
18
19- The PSA Firmware Framework (PSA FF)/Dev API interfaces exposed by the
20 Secure FW to NS side.
21
22- A secure FW model with NS application example.
23
24- Secure services running within this SPE
25
26 - Secure Storage Service (PSA Protected Storage API - 1.0.0)
27 - Attestation (PSA Attestation API 1.0.0)
28 - Crypto Service (PSA API 1.0-beta-3)
29 - TF-M Audit Log
30 - Platform Service
31 - Internal Trusted Storage (PSA API 1.0.0)
32
33- PSA IPC support
34
35- Support for Armv8-M mainline and baseline and Dual-core Cortex-M systems.
36
37- Testcases running baremetal and with RTX to test the functionality.
38
39- BL2 bootloader for image authentication based on SHA256 and RSA-3072
40 digital signature.
41
42- Build system based on CMake, supporting ARMCLANG and GNU Arm.
43
44- Support for integrated CryptoCell-312 cryptographic hardware accelerator
45 on Musca-B1 platform.
46
47- Meets requirements for Updatable RoT for PSA Functional API, Level 1 and
48 Level 2 Certifications in the feature list.
49
50Platforms supported
51===================
52Current release has been tested on:
53
54 - Cortex M33 based SSE-200 system:
55
56 - `FPGA image loaded on MPS2 board.
57 <https://developer.arm.com/products/system-design/development-boards/cortex-m-prototyping-systems/mps2>`__
58 - `Fast model FVP_MPS2_AEMv8M.
59 <https://developer.arm.com/products/system-design/fixed-virtual-platforms>`__
60 - `Musca-A test chip board.
61 <https://developer.arm.com/products/system-design/development-boards/iot-test-chips-and-boards/musca-a-test-chip-board>`__
62 - `Musca-B1 test chip board.
63 <https://developer.arm.com/products/system-design/development-boards/iot-test-chips-and-boards/musca-b-test-chip-board>`__
64 - `Musca-S1 test chip board.`
65 - `FPGA image loaded on MPS3 board.
66 <https://developer.arm.com/tools-and-software/development-boards/fpga-prototyping-boards/mps3>`__
67 - `Arm DesignStart FPGA on AWS Cloud.
68 <https://developer.arm.com/docs/101965/0102/arm-designstart-fpga-on-cloud-arm-ds-getting-started>`__
69
70 - Cortex M23 based IoT Kit system:
71
72 - `FPGA image loaded on MPS2 board.
73 <https://developer.arm.com/products/system-design/development-boards/cortex-m-prototyping-systems/mps2>`__
74
75Other supported platforms:
76
77 - Dual Core Cortex-M system:
78
79 - `Cypress PSoc64.
80 <https://www.cypress.com/documentation/product-brochures/cypress-psoc-64-secure-microcontrollers>`__
81
82Platform Limitations
83====================
84- The PSA Arch Tests need to be split into several binaries to load onto
85 Musca-A board because of low memory available to the NS world to use.
86
87- The Regression tests on MPS3 AN524 FPGA takes about 40 minutes to complete.
88 This is because AN524 uses QSPI Flash for runtime memory as the RAM is small.
89 The slow speed of QSPI device causes the tests to run slowly.
90
91- Warm reset of eFlash is not permitted on Musca-B1 due to HW bug
92 https://community.arm.com/developer/tools-software/oss-platforms/w/docs/426/musca-b1-warm-reset-of-eflash
93 As TF-M is executed in place from eFlash on Musca-B1, there is good chance
94 that a warm reset of the board will have unexpected (even non-deterministic)
95 effects on code execution. Hence the PSA Arch FF tests, which rely of warm
96 reset of Musca-B1 were executed on RAM FS using "-DSST_RAM_FS=ON" config.
97
98Known issues
99============
100Some open issues exist and will not be fixed in this release.
101
102.. list-table::
103
104 * - AN521 FVP soft reset via AIRCR does not reset MPC / PPC / MPU and will
105 cause boot failure. This is known issue for AN521 FVP. This will cause
106 the system to not boot after a warm reset during PSA Arch FF testing.
107 - Issue : https://developer.trustedfirmware.org/T692
108
109 * - PSA Arch Crypto tests have several known failures.
110 - See this link for detailed analysis of the failures : https://github.com/ARM-software/psa-arch-tests/blob/master/api-tests/docs/test_failure_analysis.md
111
112 * - There are 2 additional failures for PSA-Arch Crypto tests with CC-312
113 other than the known failures. This is due to limitation of CC-312
114 implementation as it does not support MD_NONE hashing mode causing the
115 additional failures.
116 - The issue details are captured here : https://developer.trustedfirmware.org/T691
117
118 * - PS test case 2002 and 1002 does not fail on Musca-B1 flash when
119 run for second time without erasing flash. The WRITE_ONCE assets created
120 by SST module should not be updatable but after reboot, the update seems
121 to happen and is not expected. This issue will happen on any platform
122 using persistent storage for SST.
123 - Issue created : https://developer.trustedfirmware.org/T693
124
125 * - Boot up fails if there is unexpected data in flash on Musca-A. The boot
126 is successful and the tests pass if all the associated (SST/ITS/NV
127 Counter) flash areas are erased.
128 - Issue created : https://developer.trustedfirmware.org/T694
129
130 * - If the flash is not erased, boot fails on Musca-B1 when SST
131 is using flash for Minsizerel config.
132 - Issue created : https://developer.trustedfirmware.org/T695
133
134 * - When SST/ITS are using Flash on Musca-B1, PSA Arch FF test fails due
135 to known warm reset limitation in the platform. But after the failure,
136 Musca-B1 boot fails to boot. This could be related to general issues of
137 the SST module when Flash data is inconsistent.
138 - Issue created : https://developer.trustedfirmware.org/T696
139
140 * - The eflash driver on Musca-B1 can return random failures hence
141 triggering random failures during PSA Arch ITS and PSA Arch PS tests.
142 This happens when ITS/SST is configured to use flash.
143 - Issue created : https://developer.trustedfirmware.org/T697
144
145 * - Release build of PSA Arch Crypto tests have a different number of tests
146 when built for AN521 FVP. This is an issue in the PSA Arch Crypto tests.
147 - Issue created for PSA Arch Tests project : https://github.com/ARM-software/psa-arch-tests/issues/169
148
149--------------
150
151*Copyright (c) 2020, Arm Limited. All rights reserved.*