blob: 02b3499fe77ead4790c4faa15e66292dd5e29353 [file] [log] [blame]
Raef Coles1cb0ecc2020-07-10 09:56:01 +01001#-------------------------------------------------------------------------------
David Hu53d5bcb2022-01-14 14:10:50 +08002# Copyright (c) 2020-2022, Arm Limited. All rights reserved.
Chris Branddb228992022-05-31 15:05:09 -07003# Copyright (c) 2022 Cypress Semiconductor Corporation (an Infineon company)
4# or an affiliate of Cypress Semiconductor Corporation. All rights reserved.
Raef Coles1cb0ecc2020-07-10 09:56:01 +01005#
6# SPDX-License-Identifier: BSD-3-Clause
7#
8#-------------------------------------------------------------------------------
Raef Coles69817322020-10-19 14:14:14 +01009cmake_minimum_required(VERSION 3.15)
Raef Coles1cb0ecc2020-07-10 09:56:01 +010010cmake_policy(SET CMP0076 NEW)
11cmake_policy(SET CMP0079 NEW)
12
Chris Branddb228992022-05-31 15:05:09 -070013add_subdirectory(ns)
14
Raef Coles1cb0ecc2020-07-10 09:56:01 +010015add_library(platform_s STATIC)
16add_library(platform_region_defs INTERFACE)
Raef Colesa8f1ddf2021-05-25 15:47:25 +010017add_library(platform_common_interface INTERFACE)
Raef Coles1cb0ecc2020-07-10 09:56:01 +010018
Raef Coles1cb0ecc2020-07-10 09:56:01 +010019if (BL2)
20 add_library(platform_bl2 STATIC)
21endif()
22
Raef Coles15a37f82021-12-07 15:59:14 +000023if (BL1 AND PLATFORM_DEFAULT_BL1)
24 add_library(platform_bl1 STATIC)
25 add_library(platform_bl1_interface INTERFACE)
26endif()
27
Raef Coles1cb0ecc2020-07-10 09:56:01 +010028set(PLATFORM_DIR ${CMAKE_CURRENT_LIST_DIR})
29
Øyvind Rønningstad1dab74b2020-12-01 15:26:39 +010030add_subdirectory(ext/target/${TFM_PLATFORM} target)
Raef Coles1cb0ecc2020-07-10 09:56:01 +010031
Raef Colesa8f1ddf2021-05-25 15:47:25 +010032#========================= Platform Common interface ==========================#
33
34target_include_directories(platform_common_interface
35 INTERFACE
36 ./ext
37 ./ext/cmsis
38 ./ext/common
39 ./ext/driver
40 ./include
41)
42
Raef Coles1cb0ecc2020-07-10 09:56:01 +010043#========================= Platform Secure ====================================#
44
45target_include_directories(platform_s
46 PUBLIC
Tamas Ban37aedb52020-10-01 10:54:48 +010047 $<$<BOOL:${CRYPTO_HW_ACCELERATOR}>:${CMAKE_CURRENT_SOURCE_DIR}/ext/accelerator/interface>
Raef Coles1cb0ecc2020-07-10 09:56:01 +010048)
49
50target_sources(platform_s
51 PRIVATE
Mark Horvathb9ac0d52020-09-09 10:48:22 +020052 $<$<BOOL:${TFM_PARTITION_PROTECTED_STORAGE}>:${CMAKE_CURRENT_SOURCE_DIR}/ext/common/tfm_hal_ps.c>
53 $<$<BOOL:${TFM_PARTITION_INTERNAL_TRUSTED_STORAGE}>:${CMAKE_CURRENT_SOURCE_DIR}/ext/common/tfm_hal_its.c>
Raef Coles1cb0ecc2020-07-10 09:56:01 +010054 ext/common/tfm_platform.c
Gabor Abonyi931622b2020-10-19 15:08:40 +020055 $<$<BOOL:${PLATFORM_DEFAULT_UART_STDOUT}>:${CMAKE_CURRENT_SOURCE_DIR}/ext/common/uart_stdout.c>
David Hu52ff16f2021-08-20 11:39:37 +080056 $<$<BOOL:${TFM_SPM_LOG_RAW_ENABLED}>:ext/common/tfm_hal_spm_logdev_peripheral.c>
Ken Liu2e434892022-02-16 12:10:16 +080057 $<$<BOOL:${TFM_EXCEPTION_INFO_DUMP}>:ext/common/exception_info.c>
Summer Qindf8716b2020-08-05 11:19:44 +080058 ext/common/tfm_hal_memory_symbols.c
Raef Coles33ff1532021-06-18 09:18:08 +010059 $<$<BOOL:${PLATFORM_DEFAULT_ATTEST_HAL}>:ext/common/template/attest_hal.c>
60 $<$<BOOL:${PLATFORM_DEFAULT_NV_COUNTERS}>:ext/common/template/nv_counters.c>
Raef Colesabf57442021-10-08 10:42:37 +010061 $<$<AND:$<BOOL:${TFM_PARTITION_CRYPTO}>,$<BOOL:${PLATFORM_DEFAULT_CRYPTO_KEYS}>>:ext/common/template/crypto_keys.c>
Raef Coles33ff1532021-06-18 09:18:08 +010062 $<$<BOOL:${PLATFORM_DEFAULT_ROTPK}>:ext/common/template/tfm_rotpk.c>
63 $<$<BOOL:${PLATFORM_DEFAULT_NV_SEED}>:ext/common/template/crypto_nv_seed.c>
David Hu0ed91d72022-03-14 21:08:49 +080064 $<$<AND:$<NOT:$<BOOL:${SYMMETRIC_INITIAL_ATTESTATION}>>,$<BOOL:${TEST_S_ATTESTATION}>>:ext/common/template/tfm_initial_attest_pub_key.c>
Jamie Fox6905d0c2022-06-21 16:03:12 +010065 $<$<OR:$<AND:$<BOOL:${PLATFORM_DEFAULT_NV_COUNTERS}>,$<BOOL:${TFM_PARTITION_PROTECTED_STORAGE}>>,$<BOOL:${PLATFORM_DEFAULT_OTP}>>:ext/common/template/flash_otp_nv_counters_backend.c>
Raef Coles148b9472021-06-18 08:48:17 +010066 $<$<BOOL:${PLATFORM_DEFAULT_OTP}>:ext/common/template/otp_flash.c>
Raef Colesaefbe082021-06-18 08:53:43 +010067 $<$<BOOL:${PLATFORM_DEFAULT_PROVISIONING}>:ext/common/provisioning.c>
shejia01f0ef2742022-06-06 14:24:14 +080068 $<$<OR:$<BOOL:${TEST_S_FPU}>,$<BOOL:${TEST_NS_FPU}>>:${CMAKE_SOURCE_DIR}/platform/ext/common/test_interrupt.c>
Raef Coles1cb0ecc2020-07-10 09:56:01 +010069)
70
Joakim Andersson4e1d40b2022-05-31 08:47:55 +020071# If this is not added to the tfm_s it will not correctly override the weak
72# default handlers declared in assemebly, and will instead be discarded as they
73# are not in use.
74target_sources(tfm_s
75 PRIVATE
76 ext/common/faults.c
77)
78
Raef Coles1cb0ecc2020-07-10 09:56:01 +010079target_link_libraries(platform_s
80 PUBLIC
Raef Colesa8f1ddf2021-05-25 15:47:25 +010081 platform_common_interface
Raef Coles1cb0ecc2020-07-10 09:56:01 +010082 platform_region_defs
Raef Coles02a76002021-04-26 12:01:16 +010083 tfm_fih_headers
Raef Coles1cb0ecc2020-07-10 09:56:01 +010084 PRIVATE
85 psa_interface
86 tfm_secure_api
Raef Colesaefbe082021-06-18 08:53:43 +010087 tfm_partition_defs
Kevin Peng3f67b2e2021-10-18 17:47:27 +080088 tfm_spm
Shawn Shan7b49b8e2021-10-11 17:13:23 +080089 $<$<BOOL:${PLATFORM_DEFAULT_ATTEST_HAL}>:tfm_sprt>
Joakim Andersson15c16ab2022-01-20 15:06:55 +010090 $<$<BOOL:${TFM_PARTITION_CRYPTO}>:crypto_service_mbedcrypto>
Tamas Bana7ef16b2022-06-28 15:03:10 +020091 tfm_attestation_defs
Raef Coles1cb0ecc2020-07-10 09:56:01 +010092)
93
94target_compile_definitions(platform_s
Shawn Shan6f33aad2020-10-16 15:30:17 +080095 PUBLIC
96 TFM_SPM_LOG_LEVEL=${TFM_SPM_LOG_LEVEL}
Joakim Anderssond6bebe12021-12-10 10:48:50 +010097 $<$<BOOL:${TFM_SPM_LOG_RAW_ENABLED}>:TFM_SPM_LOG_RAW_ENABLED>
Raef Coles148b9472021-06-18 08:48:17 +010098 $<$<BOOL:${OTP_NV_COUNTERS_RAM_EMULATION}>:OTP_NV_COUNTERS_RAM_EMULATION>
Ken Liu2e434892022-02-16 12:10:16 +080099 $<$<BOOL:${TFM_EXCEPTION_INFO_DUMP}>:TFM_EXCEPTION_INFO_DUMP>
Feder Liang55194382021-11-22 16:45:33 +0800100 # CONFIG_TFM_FP
101 $<$<STREQUAL:${CONFIG_TFM_FP},hard>:CONFIG_TFM_FP=2>
102 $<$<STREQUAL:${CONFIG_TFM_FP},soft>:CONFIG_TFM_FP=0>
103 $<$<BOOL:${CONFIG_TFM_LAZY_STACKING}>:CONFIG_TFM_LAZY_STACKING>
Lingkai Dong181c00c2022-04-25 11:36:34 +0100104 $<$<BOOL:${CONFIG_TFM_ENABLE_FPU}>:CONFIG_TFM_ENABLE_FPU>
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100105 PRIVATE
106 $<$<BOOL:${SYMMETRIC_INITIAL_ATTESTATION}>:SYMMETRIC_INITIAL_ATTESTATION>
Mingyang Sun9763dee2020-12-07 10:45:17 +0800107 $<$<OR:$<VERSION_GREATER:${TFM_ISOLATION_LEVEL},1>,$<STREQUAL:"${TEST_PSA_API}","IPC">>:CONFIG_TFM_ENABLE_MEMORY_PROTECT>
Gabor Abonyi866571c2021-10-07 13:56:19 +0200108 $<$<AND:$<BOOL:${TFM_PXN_ENABLE}>,$<STREQUAL:${TFM_SYSTEM_ARCHITECTURE},armv8.1-m.main>>:TFM_PXN_ENABLE>
Raef Coles148b9472021-06-18 08:48:17 +0100109 $<$<BOOL:${PLATFORM_DEFAULT_OTP}>:PLATFORM_DEFAULT_OTP>
Raef Colesaefbe082021-06-18 08:53:43 +0100110 $<$<BOOL:${TFM_DUMMY_PROVISIONING}>:TFM_DUMMY_PROVISIONING>
111 $<$<BOOL:${ATTEST_INCLUDE_COSE_KEY_ID}>:ATTEST_INCLUDE_COSE_KEY_ID>
Raef Coles33ff1532021-06-18 09:18:08 +0100112 $<$<BOOL:${PLATFORM_DEFAULT_NV_COUNTERS}>:PLATFORM_DEFAULT_NV_COUNTERS>
Raef Coles91fadb92021-06-18 09:20:50 +0100113 $<$<BOOL:${PLATFORM_DEFAULT_OTP}>:PLATFORM_DEFAULT_OTP>
Michel Jaouend0fd8d92021-10-14 09:22:41 +0200114 $<$<BOOL:${PLATFORM_DEFAULT_OTP_WRITEABLE}>:OTP_WRITEABLE>
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100115)
116
Feder Liangd4dbaa92021-09-07 15:34:46 +0800117target_compile_options(platform_s
118 PUBLIC
119 ${COMPILER_CP_FLAG}
120)
121
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100122#========================= Platform BL2 =======================================#
123if(BL2)
124 #TODO import policy
125 target_include_directories(platform_bl2
126 PUBLIC
Tamas Ban37aedb52020-10-01 10:54:48 +0100127 $<$<BOOL:${CRYPTO_HW_ACCELERATOR}>:${CMAKE_CURRENT_SOURCE_DIR}/ext/accelerator/interface>
Raef Coles2f65d122022-04-05 14:37:40 +0100128 $<$<BOOL:${CRYPTO_HW_ACCELERATOR}>:${MCUBOOT_PATH}/boot/bootutil/include>
Jamie Fox0dea7a12022-06-08 11:08:10 +0100129 ${CMAKE_SOURCE_DIR}/bl2/ext/mcuboot/include
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100130 )
131
132 target_sources(platform_bl2
133 PRIVATE
Raef Coles630d0b82021-04-26 11:08:43 +0100134 ext/common/boot_hal_bl2.c
Gabor Abonyi931622b2020-10-19 15:08:40 +0200135 $<$<BOOL:${PLATFORM_DEFAULT_UART_STDOUT}>:${CMAKE_CURRENT_SOURCE_DIR}/ext/common/uart_stdout.c>
Raef Coles33ff1532021-06-18 09:18:08 +0100136 $<$<BOOL:${PLATFORM_DEFAULT_NV_COUNTERS}>:ext/common/template/nv_counters.c>
137 $<$<BOOL:${PLATFORM_DEFAULT_ROTPK}>:ext/common/template/tfm_rotpk.c>
Jamie Fox6905d0c2022-06-21 16:03:12 +0100138 $<$<OR:$<AND:$<BOOL:${PLATFORM_DEFAULT_NV_COUNTERS}>,$<BOOL:${TFM_PARTITION_PROTECTED_STORAGE}>>,$<BOOL:${PLATFORM_DEFAULT_OTP}>>:ext/common/template/flash_otp_nv_counters_backend.c>
Raef Coles148b9472021-06-18 08:48:17 +0100139 $<$<BOOL:${PLATFORM_DEFAULT_OTP}>:ext/common/template/otp_flash.c>
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100140 )
141
142 target_link_libraries(platform_bl2
143 PUBLIC
Raef Colesa8f1ddf2021-05-25 15:47:25 +0100144 platform_common_interface
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100145 platform_region_defs
146 PRIVATE
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100147 bl2_hal
Raef Coles2f65d122022-04-05 14:37:40 +0100148 mcuboot_config
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100149 )
150
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100151 target_compile_definitions(platform_bl2
152 PUBLIC
153 BL2
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100154 MCUBOOT_${MCUBOOT_UPGRADE_STRATEGY}
Sherry Zhangc4d8e2c2021-05-31 15:22:05 +0800155 $<$<BOOL:${MCUBOOT_DIRECT_XIP_REVERT}>:MCUBOOT_DIRECT_XIP_REVERT>
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100156 $<$<BOOL:${SYMMETRIC_INITIAL_ATTESTATION}>:SYMMETRIC_INITIAL_ATTESTATION>
157 $<$<BOOL:${MCUBOOT_HW_KEY}>:MCUBOOT_HW_KEY>
Tamas Ban1bfc9da2020-07-09 13:55:38 +0100158 MCUBOOT_FIH_PROFILE_${MCUBOOT_FIH_PROFILE}
Raef Coles148b9472021-06-18 08:48:17 +0100159 $<$<BOOL:${PLATFORM_DEFAULT_OTP}>:PLATFORM_DEFAULT_OTP>
160 $<$<BOOL:${OTP_NV_COUNTERS_RAM_EMULATION}>:OTP_NV_COUNTERS_RAM_EMULATION>
Raef Colesaefbe082021-06-18 08:53:43 +0100161 $<$<BOOL:${TFM_DUMMY_PROVISIONING}>:TFM_DUMMY_PROVISIONING>
162 $<$<BOOL:${ATTEST_INCLUDE_COSE_KEY_ID}>:ATTEST_INCLUDE_COSE_KEY_ID>
Raef Coles33ff1532021-06-18 09:18:08 +0100163 $<$<BOOL:${PLATFORM_DEFAULT_NV_COUNTERS}>:PLATFORM_DEFAULT_NV_COUNTERS>
Michel Jaouend0fd8d92021-10-14 09:22:41 +0200164 $<$<BOOL:${PLATFORM_DEFAULT_OTP_WRITEABLE}>:OTP_WRITEABLE>
Satish Kumare945bc22021-07-31 08:26:27 +0100165 )
166
167 if (${PLATFORM_PSA_ADAC_SECURE_DEBUG})
168
169 target_link_libraries(platform_bl2
170 PRIVATE
171 trusted-firmware-m-psa-adac
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100172 )
Satish Kumare945bc22021-07-31 08:26:27 +0100173
174 target_compile_definitions(platform_bl2
175 PRIVATE
176 PLATFORM_PSA_ADAC_SECURE_DEBUG
177 )
178
179 endif()
180
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100181endif()
182
Raef Coles15a37f82021-12-07 15:59:14 +0000183#========================= Platform BL1_1 =====================================#
184
185if(BL1 AND PLATFORM_DEFAULT_BL1)
186 target_include_directories(platform_bl1_interface
187 INTERFACE
188 .
189 ./include
190 ./ext/cmsis
191 ./ext/driver
192 )
193
194 target_link_libraries(platform_bl1_interface
195 INTERFACE
196 platform_region_defs
197 platform_common_interface
198 )
199
200 target_compile_definitions(platform_bl1_interface
201 INTERFACE
202 $<$<BOOL:${CRYPTO_HW_ACCELERATOR}>:CRYPTO_HW_ACCELERATOR>
203 $<$<BOOL:${TFM_BL1_LOGGING}>:TFM_BL1_LOGGING>
204 $<$<BOOL:${PLATFORM_DEFAULT_OTP}>:PLATFORM_DEFAULT_OTP>
205 $<$<BOOL:${OTP_NV_COUNTERS_RAM_EMULATION}>:OTP_NV_COUNTERS_RAM_EMULATION>
206 $<$<BOOL:${TFM_DUMMY_PROVISIONING}>:TFM_DUMMY_PROVISIONING>
207 $<$<BOOL:${PLATFORM_DEFAULT_NV_COUNTERS}>:PLATFORM_DEFAULT_NV_COUNTERS>
208 $<$<BOOL:${PLATFORM_DEFAULT_OTP_WRITEABLE}>:OTP_WRITEABLE>
209 )
210
211 target_sources(platform_bl1
212 PRIVATE
213 ./ext/common/boot_hal_bl1.c
214 ./ext/common/uart_stdout.c
215 $<$<BOOL:${PLATFORM_DEFAULT_NV_COUNTERS}>:ext/common/template/nv_counters.c>
Jamie Fox6905d0c2022-06-21 16:03:12 +0100216 $<$<OR:$<AND:$<BOOL:${PLATFORM_DEFAULT_NV_COUNTERS}>,$<BOOL:${TFM_PARTITION_PROTECTED_STORAGE}>>,$<BOOL:${PLATFORM_DEFAULT_OTP}>>:ext/common/template/flash_otp_nv_counters_backend.c>
Raef Coles15a37f82021-12-07 15:59:14 +0000217 $<$<BOOL:${PLATFORM_DEFAULT_OTP}>:ext/common/template/otp_flash.c>
218 )
219
220 target_link_libraries(platform_bl1
221 PUBLIC
222 platform_bl1_interface
223 PRIVATE
224 tfm_fih_implementation
225 tfm_fih_headers
226 $<$<BOOL:${CRYPTO_HW_ACCELERATOR}>:bl1_crypto_hw>
David Vinczef3e492d2021-12-10 18:06:58 +0100227 tfm_boot_status
Raef Coles15a37f82021-12-07 15:59:14 +0000228 )
229
230endif()
231
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100232#========================= Platform region defs ===============================#
233
234#TODO maybe just link the other platforms to this
235target_compile_definitions(platform_region_defs
236 INTERFACE
Raef Coles12c642c2021-08-10 16:55:40 +0100237 $<$<BOOL:${BL1}>:BL1>
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100238 $<$<BOOL:${BL2}>:BL2>
Ludovic Barre5319ac02021-11-02 09:51:29 +0100239 BL2_HEADER_SIZE=${BL2_HEADER_SIZE}
Ludovic Barre6432c7f2021-11-08 11:17:33 +0100240 BL2_TRAILER_SIZE=${BL2_TRAILER_SIZE}
Raef Coles15a37f82021-12-07 15:59:14 +0000241 BL1_HEADER_SIZE=${BL1_HEADER_SIZE}
242 BL1_TRAILER_SIZE=${BL1_TRAILER_SIZE}
243 $<$<BOOL:${PLATFORM_DEFAULT_BL1}>:PLATFORM_DEFAULT_BL1>
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100244 $<$<BOOL:${SECURE_UART1}>:SECURE_UART1>
245 DAUTH_${DEBUG_AUTHENTICATION}
Sherry Zhang5846d2b2021-09-30 15:34:14 +0800246 $<$<BOOL:${MCUBOOT_IMAGE_NUMBER}>:MCUBOOT_IMAGE_NUMBER=${MCUBOOT_IMAGE_NUMBER}>
Michel Jaouen4dc24422020-09-25 14:24:45 +0200247 $<$<STREQUAL:${MCUBOOT_SIGNATURE_TYPE},RSA>:MCUBOOT_SIGN_RSA>
248 $<$<STREQUAL:${MCUBOOT_SIGNATURE_TYPE},RSA>:MCUBOOT_SIGN_RSA_LEN=${MCUBOOT_SIGNATURE_KEY_LEN}>
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100249 $<$<STREQUAL:${MCUBOOT_EXECUTION_SLOT},2>:LINK_TO_SECONDARY_PARTITION>
Soby Mathew5869e4c2020-10-09 18:07:30 +0100250 $<$<BOOL:${TEST_PSA_API}>:PSA_API_TEST_${TEST_PSA_API}>
Mark Horvathb9ac0d52020-09-09 10:48:22 +0200251 $<$<BOOL:${FORWARD_PROT_MSG}>:FORWARD_PROT_MSG=${FORWARD_PROT_MSG}>
Tamas Banec109ea2020-11-24 14:13:30 +0000252 $<$<BOOL:${TFM_CODE_SHARING}>:CODE_SHARING>
Sherry Zhange1524982022-06-08 16:57:59 +0800253 $<$<OR:$<CONFIG:Debug>,$<CONFIG:relwithdebinfo>>:ENABLE_HEAP>
Raef Coles249aba92022-06-16 10:20:29 +0100254 PLATFORM_NS_NV_COUNTERS=${TFM_NS_NV_COUNTER_AMOUNT}
Raef Coles1cb0ecc2020-07-10 09:56:01 +0100255)