blob: 0e0586b804faaa3bf2fa70623cd51015ffd7e1c0 [file] [log] [blame]
Yann Gautier4353bb22018-07-16 10:54:09 +02001#
Yann Gautier71ba1642024-11-22 14:33:06 +01002# Copyright (c) 2015-2025, Arm Limited and Contributors. All rights reserved.
Yann Gautier4353bb22018-07-16 10:54:09 +02003#
4# SPDX-License-Identifier: BSD-3-Clause
5#
6
Yann Gautier66b4c5c2023-01-05 14:34:37 +01007# Extra partitions used to find FIP, contains:
8# metadata (2) and the FIP partitions (default is 2).
9STM32_EXTRA_PARTS := 4
10
Yann Gautiera4303822022-03-16 19:03:20 +010011include plat/st/common/common.mk
12
Yann Gautier4353bb22018-07-16 10:54:09 +020013ARM_CORTEX_A7 := yes
14ARM_WITH_NEON := yes
Yann Gautier4353bb22018-07-16 10:54:09 +020015USE_COHERENT_MEM := 0
16
Yann Gautier99a5d8d2021-04-01 19:31:46 +020017# Default Device tree
18DTB_FILE_NAME ?= stm32mp157c-ev1.dtb
19
Maxime Méré701178d2024-08-01 15:45:20 +020020TF_CFLAGS += -DSTM32MP1X
21
Yann Gautier99a5d8d2021-04-01 19:31:46 +020022STM32MP13 ?= 0
23STM32MP15 ?= 0
24
Sebastien Pasdeloupbdec5162020-12-18 11:50:40 +010025ifeq ($(STM32MP13),1)
Yann Gautier99a5d8d2021-04-01 19:31:46 +020026ifeq ($(STM32MP15),1)
27$(error Cannot enable both flags STM32MP13 and STM32MP15)
28endif
Sebastien Pasdeloupbdec5162020-12-18 11:50:40 +010029STM32MP13 := 1
30STM32MP15 := 0
Yann Gautier99a5d8d2021-04-01 19:31:46 +020031else ifeq ($(STM32MP15),1)
32STM32MP13 := 0
33STM32MP15 := 1
34else ifneq ($(findstring stm32mp13,$(DTB_FILE_NAME)),)
35STM32MP13 := 1
36STM32MP15 := 0
37else ifneq ($(findstring stm32mp15,$(DTB_FILE_NAME)),)
38STM32MP13 := 0
39STM32MP15 := 1
40endif
Sebastien Pasdeloupbdec5162020-12-18 11:50:40 +010041
Yann Gautier99a5d8d2021-04-01 19:31:46 +020042ifeq ($(STM32MP13),1)
Lionel Debievebeb625f2022-10-05 16:47:03 +020043# Will use SRAM2 as mbedtls heap
44STM32MP_USE_EXTERNAL_HEAP := 1
45
Sebastien Pasdeloupbdec5162020-12-18 11:50:40 +010046# DDR controller with single AXI port and 16-bit interface
47STM32MP_DDR_DUAL_AXI_PORT:= 0
48STM32MP_DDR_32BIT_INTERFACE:= 0
49
Lionel Debievebeb625f2022-10-05 16:47:03 +020050ifeq (${TRUSTED_BOARD_BOOT},1)
51# PKA algo to include
52PKA_USE_NIST_P256 := 1
53PKA_USE_BRAINPOOL_P256T1:= 1
54endif
55
Sebastien Pasdeloupbdec5162020-12-18 11:50:40 +010056# STM32 image header version v2.0
57STM32_HEADER_VERSION_MAJOR:= 2
58STM32_HEADER_VERSION_MINOR:= 0
Yann Gautier99a5d8d2021-04-01 19:31:46 +020059endif
Sebastien Pasdeloupbdec5162020-12-18 11:50:40 +010060
Yann Gautier99a5d8d2021-04-01 19:31:46 +020061ifeq ($(STM32MP15),1)
Yann Gautier88f4fb82020-09-17 12:42:46 +020062# DDR controller with dual AXI port and 32-bit interface
63STM32MP_DDR_DUAL_AXI_PORT:= 1
64STM32MP_DDR_32BIT_INTERFACE:= 1
65
Nicolas Le Bayon2d8886a2019-11-18 17:13:42 +010066# STM32 image header version v1.0
67STM32_HEADER_VERSION_MAJOR:= 1
68STM32_HEADER_VERSION_MINOR:= 0
Lionel Debievead3e46a2022-10-05 16:16:50 +020069STM32MP_CRYPTO_ROM_LIB := 1
Lionel Debievecd791162022-10-05 16:51:12 +020070
71# Decryption support
72ifneq ($(DECRYPTION_SUPPORT),none)
73$(error "DECRYPTION_SUPPORT not supported on STM32MP15")
74endif
Sebastien Pasdeloupbdec5162020-12-18 11:50:40 +010075endif
Nicolas Le Bayon2d8886a2019-11-18 17:13:42 +010076
Yann Gautiere0e2d642023-04-24 11:44:51 +020077PKA_USE_NIST_P256 ?= 0
78PKA_USE_BRAINPOOL_P256T1 ?= 0
79
Etienne Carrieree4ee1ab2020-04-10 18:51:54 +020080ifeq ($(AARCH32_SP),sp_min)
81# Disable Neon support: sp_min runtime may conflict with non-secure world
Yann Gautier38b23042020-09-18 10:32:37 +020082TF_CFLAGS += -mfloat-abi=soft
Etienne Carrieree4ee1ab2020-04-10 18:51:54 +020083endif
84
Yann Gautier4353bb22018-07-16 10:54:09 +020085# Not needed for Cortex-A7
86WORKAROUND_CVE_2017_5715:= 0
Bipin Ravi9b2510b2022-02-23 23:45:50 -060087WORKAROUND_CVE_2022_23960:= 0
Yann Gautier4353bb22018-07-16 10:54:09 +020088
Nicolas Toromanoff68039f22020-12-22 13:54:51 +010089ifeq ($(STM32MP13),1)
90STM32_HASH_VER := 4
Nicolas Le Bayon27423742020-12-02 16:23:49 +010091STM32_RNG_VER := 4
Nicolas Toromanoff68039f22020-12-22 13:54:51 +010092else # Assuming STM32MP15
93STM32_HASH_VER := 2
Nicolas Le Bayon27423742020-12-02 16:23:49 +010094STM32_RNG_VER := 2
Nicolas Toromanoff68039f22020-12-22 13:54:51 +010095endif
96
Patrick Delaunay4b2f23e2022-03-15 11:20:56 +010097# Download load address for serial boot devices
98DWL_BUFFER_BASE ?= 0xC7000000
99
Yann Gautierf74cbc92018-07-16 14:34:50 +0200100# Device tree
Yann Gautierd38eaf92020-02-25 17:08:10 +0100101ifeq ($(STM32MP13),1)
Yann Gautierd38eaf92020-02-25 17:08:10 +0100102BL2_DTSI := stm32mp13-bl2.dtsi
103FDT_SOURCES := $(addprefix ${BUILD_PLAT}/fdts/, $(patsubst %.dtb,%-bl2.dts,$(DTB_FILE_NAME)))
104else
Yann Gautier1d204ee2021-05-19 18:48:16 +0200105BL2_DTSI := stm32mp15-bl2.dtsi
106FDT_SOURCES := $(addprefix ${BUILD_PLAT}/fdts/, $(patsubst %.dtb,%-bl2.dts,$(DTB_FILE_NAME)))
107ifeq ($(AARCH32_SP),sp_min)
108BL32_DTSI := stm32mp15-bl32.dtsi
109FDT_SOURCES += $(addprefix ${BUILD_PLAT}/fdts/, $(patsubst %.dtb,%-bl32.dts,$(DTB_FILE_NAME)))
Yann Gautier71ba1642024-11-22 14:33:06 +0100110ifneq (,$(wildcard $(patsubst %.dtb,fdts/%-sp_min.dts,$(DTB_FILE_NAME))))
111ifeq (,$(findstring -sp_min,$(DTB_FILE_NAME)))
112SP_EXT := -sp_min
113endif
114endif
Yann Gautier1d204ee2021-05-19 18:48:16 +0200115endif
116endif
Yann Gautierca88c762021-03-09 10:42:02 +0100117
Yann Gautier2eaffd52020-02-12 09:30:49 +0100118# Macros and rules to build TF binary
Yann Gautier2eaffd52020-02-12 09:30:49 +0100119STM32_TF_STM32 := $(addprefix ${BUILD_PLAT}/tf-a-, $(patsubst %.dtb,%.stm32,$(DTB_FILE_NAME)))
Yann Gautiera4303822022-03-16 19:03:20 +0100120STM32_LD_FILE := plat/st/stm32mp1/stm32mp1.ld.S
121STM32_BINARY_MAPPING := plat/st/stm32mp1/stm32mp1.S
Yann Gautier2eaffd52020-02-12 09:30:49 +0100122
Yann Gautier2eaffd52020-02-12 09:30:49 +0100123ifeq ($(AARCH32_SP),sp_min)
124# BL32 is built only if using SP_MIN
125BL32_DEP := bl32
126ASFLAGS += -DBL32_BIN_PATH=\"${BUILD_PLAT}/bl32.bin\"
127endif
128
Yann Gautier29332bc2021-07-06 10:00:44 +0200129STM32MP_FW_CONFIG_NAME := $(patsubst %.dtb,%-fw-config.dtb,$(DTB_FILE_NAME))
130STM32MP_FW_CONFIG := ${BUILD_PLAT}/fdts/$(STM32MP_FW_CONFIG_NAME)
131ifneq (${AARCH32_SP},none)
132FDT_SOURCES += $(addprefix fdts/, $(patsubst %.dtb,%.dts,$(STM32MP_FW_CONFIG_NAME)))
133endif
134# Add the FW_CONFIG to FIP and specify the same to certtool
135$(eval $(call TOOL_ADD_PAYLOAD,${STM32MP_FW_CONFIG},--fw-config))
Lionel Debievebeb625f2022-10-05 16:47:03 +0200136ifeq ($(GENERATE_COT),1)
137STM32MP_CFG_CERT := $(BUILD_PLAT)/stm32mp_cfg_cert.crt
138# Add the STM32MP_CFG_CERT to FIP and specify the same to certtool
139$(eval $(call TOOL_ADD_PAYLOAD,${STM32MP_CFG_CERT},--stm32mp-cfg-cert))
140endif
Yann Gautier1d204ee2021-05-19 18:48:16 +0200141ifeq ($(AARCH32_SP),sp_min)
142STM32MP_TOS_FW_CONFIG := $(addprefix ${BUILD_PLAT}/fdts/, $(patsubst %.dtb,%-bl32.dtb,$(DTB_FILE_NAME)))
143$(eval $(call TOOL_ADD_PAYLOAD,${STM32MP_TOS_FW_CONFIG},--tos-fw-config))
Yann Gautier1d204ee2021-05-19 18:48:16 +0200144endif
Yann Gautier1d204ee2021-05-19 18:48:16 +0200145
Yann Gautier2eaffd52020-02-12 09:30:49 +0100146# Enable flags for C files
147$(eval $(call assert_booleans,\
148 $(sort \
Lionel Debievebeb625f2022-10-05 16:47:03 +0200149 PKA_USE_BRAINPOOL_P256T1 \
150 PKA_USE_NIST_P256 \
Lionel Debievead3e46a2022-10-05 16:16:50 +0200151 STM32MP_CRYPTO_ROM_LIB \
Yann Gautier88f4fb82020-09-17 12:42:46 +0200152 STM32MP_DDR_32BIT_INTERFACE \
153 STM32MP_DDR_DUAL_AXI_PORT \
Lionel Debievebeb625f2022-10-05 16:47:03 +0200154 STM32MP_USE_EXTERNAL_HEAP \
Sebastien Pasdeloupbdec5162020-12-18 11:50:40 +0100155 STM32MP13 \
156 STM32MP15 \
Yann Gautier2eaffd52020-02-12 09:30:49 +0100157)))
158
159$(eval $(call assert_numerics,\
160 $(sort \
Yann Gautier2eaffd52020-02-12 09:30:49 +0100161 PLAT_PARTITION_MAX_ENTRIES \
Nicolas Toromanoff68039f22020-12-22 13:54:51 +0100162 STM32_HASH_VER \
Lionel Debievebeb625f2022-10-05 16:47:03 +0200163 STM32_HEADER_VERSION_MAJOR \
Nicolas Le Bayon27423742020-12-02 16:23:49 +0100164 STM32_RNG_VER \
Yann Gautierce21ee82021-10-15 17:59:38 +0200165 STM32_TF_A_COPIES \
Yann Gautier2eaffd52020-02-12 09:30:49 +0100166)))
167
168$(eval $(call add_defines,\
169 $(sort \
Patrick Delaunay4b2f23e2022-03-15 11:20:56 +0100170 DWL_BUFFER_BASE \
Lionel Debievebeb625f2022-10-05 16:47:03 +0200171 PKA_USE_BRAINPOOL_P256T1 \
172 PKA_USE_NIST_P256 \
Yann Gautierce21ee82021-10-15 17:59:38 +0200173 PLAT_PARTITION_MAX_ENTRIES \
Lionel Debievebeb625f2022-10-05 16:47:03 +0200174 PLAT_TBBR_IMG_DEF \
Nicolas Toromanoff68039f22020-12-22 13:54:51 +0100175 STM32_HASH_VER \
Lionel Debievebeb625f2022-10-05 16:47:03 +0200176 STM32_HEADER_VERSION_MAJOR \
Nicolas Le Bayon27423742020-12-02 16:23:49 +0100177 STM32_RNG_VER \
Yann Gautier2eaffd52020-02-12 09:30:49 +0100178 STM32_TF_A_COPIES \
Lionel Debievead3e46a2022-10-05 16:16:50 +0200179 STM32MP_CRYPTO_ROM_LIB \
Yann Gautier88f4fb82020-09-17 12:42:46 +0200180 STM32MP_DDR_32BIT_INTERFACE \
181 STM32MP_DDR_DUAL_AXI_PORT \
Lionel Debievebeb625f2022-10-05 16:47:03 +0200182 STM32MP_USE_EXTERNAL_HEAP \
Sebastien Pasdeloupbdec5162020-12-18 11:50:40 +0100183 STM32MP13 \
184 STM32MP15 \
Yann Gautier2eaffd52020-02-12 09:30:49 +0100185)))
186
187# Include paths and source files
Yann Gautier2eaffd52020-02-12 09:30:49 +0100188PLAT_INCLUDES += -Iplat/st/stm32mp1/include/
189
Yann Gautiera4303822022-03-16 19:03:20 +0100190PLAT_BL_COMMON_SOURCES += plat/st/stm32mp1/stm32mp1_private.c
Yann Gautier4353bb22018-07-16 10:54:09 +0200191
Julius Werner985ee0b2018-11-27 17:50:28 -0800192PLAT_BL_COMMON_SOURCES += drivers/st/uart/aarch32/stm32_console.S
Yann Gautier4353bb22018-07-16 10:54:09 +0200193
194ifneq (${ENABLE_STACK_PROTECTOR},0)
195PLAT_BL_COMMON_SOURCES += plat/st/stm32mp1/stm32mp1_stack_protector.c
196endif
197
Yann Gautier4353bb22018-07-16 10:54:09 +0200198PLAT_BL_COMMON_SOURCES += lib/cpus/aarch32/cortex_a7.S
199
Yann Gautierd3041582019-05-09 11:56:30 +0200200PLAT_BL_COMMON_SOURCES += drivers/arm/tzc/tzc400.c \
Nicolas Le Bayon072d7532019-05-20 18:35:02 +0200201 drivers/st/bsec/bsec2.c \
Yann Gautier10a511c2018-07-24 17:18:19 +0200202 drivers/st/ddr/stm32mp1_ddr_helpers.c \
Yann Gautier435832a2019-01-17 09:34:18 +0100203 drivers/st/i2c/stm32_i2c.c \
Yann Gautier73680c22019-06-04 18:06:34 +0200204 drivers/st/iwdg/stm32_iwdg.c \
Yann Gautier23684d02019-01-16 18:31:00 +0100205 drivers/st/pmic/stm32mp_pmic.c \
206 drivers/st/pmic/stpmic1.c \
Yann Gautier7839a052018-07-24 17:13:36 +0200207 drivers/st/reset/stm32mp1_reset.c \
Yann Gautier73680c22019-06-04 18:06:34 +0200208 plat/st/stm32mp1/stm32mp1_dbgmcu.c \
Yann Gautier10a511c2018-07-24 17:18:19 +0200209 plat/st/stm32mp1/stm32mp1_helper.S \
Yann Gautierf33b2432019-05-20 19:17:08 +0200210 plat/st/stm32mp1/stm32mp1_syscfg.c
Yann Gautier4353bb22018-07-16 10:54:09 +0200211
Gabriel Fernandez9be88e72020-03-11 11:30:34 +0100212ifeq ($(STM32MP13),1)
213PLAT_BL_COMMON_SOURCES += drivers/st/clk/clk-stm32-core.c \
Nicolas Le Bayon27423742020-12-02 16:23:49 +0100214 drivers/st/clk/clk-stm32mp13.c \
215 drivers/st/crypto/stm32_rng.c
Gabriel Fernandez9be88e72020-03-11 11:30:34 +0100216else
217PLAT_BL_COMMON_SOURCES += drivers/st/clk/stm32mp1_clk.c
218endif
219
Yann Gautiera4303822022-03-16 19:03:20 +0100220BL2_SOURCES += plat/st/stm32mp1/plat_bl2_mem_params_desc.c \
Lionel Debieve4584e012020-09-27 21:13:53 +0200221 plat/st/stm32mp1/stm32mp1_fconf_firewall.c
Yann Gautier1d204ee2021-05-19 18:48:16 +0200222
Yann Gautiera4303822022-03-16 19:03:20 +0100223BL2_SOURCES += drivers/st/crypto/stm32_hash.c \
Yann Gautier4353bb22018-07-16 10:54:09 +0200224 plat/st/stm32mp1/bl2_plat_setup.c
225
Lionel Debievebeb625f2022-10-05 16:47:03 +0200226ifeq (${TRUSTED_BOARD_BOOT},1)
Lionel Debievebeb625f2022-10-05 16:47:03 +0200227ifeq ($(STM32MP13),1)
Yann Gautiera4303822022-03-16 19:03:20 +0100228BL2_SOURCES += drivers/st/crypto/stm32_pka.c
229BL2_SOURCES += drivers/st/crypto/stm32_saes.c
Lionel Debievebeb625f2022-10-05 16:47:03 +0200230endif
Lionel Debievebeb625f2022-10-05 16:47:03 +0200231endif
232
Nicolas Le Bayon46554b62019-09-03 09:52:05 +0200233ifneq ($(filter 1,${STM32MP_EMMC} ${STM32MP_SDMMC}),)
Yann Gautiera4303822022-03-16 19:03:20 +0100234BL2_SOURCES += drivers/st/mmc/stm32_sdmmc2.c
Nicolas Le Bayon46554b62019-09-03 09:52:05 +0200235endif
Yann Gautieraec7de42018-10-15 09:36:58 +0200236
Lionel Debieve12e21df2019-11-04 12:28:15 +0100237ifeq (${STM32MP_RAW_NAND},1)
Yann Gautiera4303822022-03-16 19:03:20 +0100238BL2_SOURCES += drivers/st/fmc/stm32_fmc2_nand.c
Lionel Debieveb1b218f2019-09-25 09:11:31 +0200239endif
240
241ifneq ($(filter 1,${STM32MP_SPI_NAND} ${STM32MP_SPI_NOR}),)
Yann Gautiera4303822022-03-16 19:03:20 +0100242BL2_SOURCES += drivers/st/spi/stm32_qspi.c
Lionel Debieveb1b218f2019-09-25 09:11:31 +0200243endif
244
245ifneq ($(filter 1,${STM32MP_RAW_NAND} ${STM32MP_SPI_NAND} ${STM32MP_SPI_NOR}),)
246BL2_SOURCES += plat/st/stm32mp1/stm32mp1_boot_device.c
Lionel Debieve12e21df2019-11-04 12:28:15 +0100247endif
248
Patrick Delaunay9083fa12021-10-28 13:48:52 +0200249ifeq (${STM32MP_UART_PROGRAMMER},1)
Yann Gautiera4303822022-03-16 19:03:20 +0100250BL2_SOURCES += drivers/st/uart/stm32_uart.c
Patrick Delaunay9083fa12021-10-28 13:48:52 +0200251endif
252
Patrick Delaunayfa92fef2021-07-06 14:07:56 +0200253ifeq (${STM32MP_USB_PROGRAMMER},1)
254#The DFU stack uses only one end point, reduce the USB stack footprint
255$(eval $(call add_define_val,CONFIG_USBD_EP_NB,1U))
Patrick Delaunay9083fa12021-10-28 13:48:52 +0200256BL2_SOURCES += drivers/st/usb/stm32mp1_usb.c \
Patrick Delaunayfa92fef2021-07-06 14:07:56 +0200257 plat/st/stm32mp1/stm32mp1_usb_dfu.c
258endif
259
Yann Gautiera4303822022-03-16 19:03:20 +0100260BL2_SOURCES += drivers/st/ddr/stm32mp1_ddr.c \
Yann Gautier10a511c2018-07-24 17:18:19 +0200261 drivers/st/ddr/stm32mp1_ram.c
262
Patrick Delaunay47e62312023-02-16 14:29:25 +0100263BL2_SOURCES += plat/st/stm32mp1/plat_ddr.c
264
Yann Gautier1d204ee2021-05-19 18:48:16 +0200265ifeq ($(AARCH32_SP),sp_min)
266# Create DTB file for BL32
Chris Kayf4dd18c2024-06-04 00:04:48 +0000267${BUILD_PLAT}/fdts/%-bl32.dts: fdts/%.dts fdts/${BL32_DTSI} | $$(@D)/
Yann Gautier71ba1642024-11-22 14:33:06 +0100268 $(q)echo '#include "$(patsubst %.dts,%$(SP_EXT).dts,$(patsubst fdts/%,%,$<))"' > $@
Chris Kay7c4e1ee2024-05-02 17:52:37 +0000269 $(q)echo '#include "${BL32_DTSI}"' >> $@
Yann Gautier1d204ee2021-05-19 18:48:16 +0200270
Chris Kayf4dd18c2024-06-04 00:04:48 +0000271${BUILD_PLAT}/fdts/%-bl32.dtb: ${BUILD_PLAT}/fdts/%-bl32.dts | $$(@D)/
Yann Gautier1d204ee2021-05-19 18:48:16 +0200272endif
273
Yann Gautiera4303822022-03-16 19:03:20 +0100274include plat/st/common/common_rules.mk