blob: 0e0aed380e281b8fbc69c9ab1b9422d1baabb90c [file] [log] [blame]
David Brazdil0f672f62019-12-10 10:32:29 +00001// SPDX-License-Identifier: GPL-2.0-only
Andrew Scullb4b6d4a2019-01-02 15:54:55 +00002/*
3 * SMP initialisation and IPI support
4 * Based on arch/arm64/kernel/smp.c
5 *
6 * Copyright (C) 2012 ARM Ltd.
7 * Copyright (C) 2015 Regents of the University of California
8 * Copyright (C) 2017 SiFive
Andrew Scullb4b6d4a2019-01-02 15:54:55 +00009 */
10
David Brazdil0f672f62019-12-10 10:32:29 +000011#include <linux/arch_topology.h>
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000012#include <linux/module.h>
13#include <linux/init.h>
14#include <linux/kernel.h>
15#include <linux/mm.h>
16#include <linux/sched.h>
17#include <linux/kernel_stat.h>
18#include <linux/notifier.h>
19#include <linux/cpu.h>
20#include <linux/percpu.h>
21#include <linux/delay.h>
22#include <linux/err.h>
23#include <linux/irq.h>
24#include <linux/of.h>
25#include <linux/sched/task_stack.h>
David Brazdil0f672f62019-12-10 10:32:29 +000026#include <linux/sched/mm.h>
Olivier Deprez157378f2022-04-04 15:47:50 +020027#include <asm/cpu_ops.h>
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000028#include <asm/irq.h>
29#include <asm/mmu_context.h>
30#include <asm/tlbflush.h>
31#include <asm/sections.h>
32#include <asm/sbi.h>
David Brazdil0f672f62019-12-10 10:32:29 +000033#include <asm/smp.h>
34
35#include "head.h"
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000036
David Brazdil0f672f62019-12-10 10:32:29 +000037static DECLARE_COMPLETION(cpu_running);
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000038
39void __init smp_prepare_boot_cpu(void)
40{
David Brazdil0f672f62019-12-10 10:32:29 +000041 init_cpu_topology();
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000042}
43
44void __init smp_prepare_cpus(unsigned int max_cpus)
45{
David Brazdil0f672f62019-12-10 10:32:29 +000046 int cpuid;
Olivier Deprez157378f2022-04-04 15:47:50 +020047 int ret;
David Brazdil0f672f62019-12-10 10:32:29 +000048
Olivier Deprez92d4c212022-12-06 15:05:30 +010049 store_cpu_topology(smp_processor_id());
50
David Brazdil0f672f62019-12-10 10:32:29 +000051 /* This covers non-smp usecase mandated by "nosmp" option */
52 if (max_cpus == 0)
53 return;
54
55 for_each_possible_cpu(cpuid) {
56 if (cpuid == smp_processor_id())
57 continue;
Olivier Deprez157378f2022-04-04 15:47:50 +020058 if (cpu_ops[cpuid]->cpu_prepare) {
59 ret = cpu_ops[cpuid]->cpu_prepare(cpuid);
60 if (ret)
61 continue;
62 }
David Brazdil0f672f62019-12-10 10:32:29 +000063 set_cpu_present(cpuid, true);
64 }
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000065}
66
67void __init setup_smp(void)
68{
David Brazdil0f672f62019-12-10 10:32:29 +000069 struct device_node *dn;
70 int hart;
71 bool found_boot_cpu = false;
72 int cpuid = 1;
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000073
Olivier Deprez157378f2022-04-04 15:47:50 +020074 cpu_set_ops(0);
75
David Brazdil0f672f62019-12-10 10:32:29 +000076 for_each_of_cpu_node(dn) {
77 hart = riscv_of_processor_hartid(dn);
78 if (hart < 0)
79 continue;
80
81 if (hart == cpuid_to_hartid_map(0)) {
82 BUG_ON(found_boot_cpu);
83 found_boot_cpu = 1;
84 continue;
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000085 }
David Brazdil0f672f62019-12-10 10:32:29 +000086 if (cpuid >= NR_CPUS) {
87 pr_warn("Invalid cpuid [%d] for hartid [%d]\n",
88 cpuid, hart);
89 break;
90 }
91
92 cpuid_to_hartid_map(cpuid) = hart;
93 cpuid++;
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000094 }
95
David Brazdil0f672f62019-12-10 10:32:29 +000096 BUG_ON(!found_boot_cpu);
97
98 if (cpuid > nr_cpu_ids)
99 pr_warn("Total number of cpus [%d] is greater than nr_cpus option value [%d]\n",
100 cpuid, nr_cpu_ids);
101
102 for (cpuid = 1; cpuid < nr_cpu_ids; cpuid++) {
Olivier Deprez157378f2022-04-04 15:47:50 +0200103 if (cpuid_to_hartid_map(cpuid) != INVALID_HARTID) {
104 cpu_set_ops(cpuid);
David Brazdil0f672f62019-12-10 10:32:29 +0000105 set_cpu_possible(cpuid, true);
Olivier Deprez157378f2022-04-04 15:47:50 +0200106 }
David Brazdil0f672f62019-12-10 10:32:29 +0000107 }
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000108}
109
Olivier Deprez157378f2022-04-04 15:47:50 +0200110static int start_secondary_cpu(int cpu, struct task_struct *tidle)
111{
112 if (cpu_ops[cpu]->cpu_start)
113 return cpu_ops[cpu]->cpu_start(cpu, tidle);
114
115 return -EOPNOTSUPP;
116}
117
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000118int __cpu_up(unsigned int cpu, struct task_struct *tidle)
119{
David Brazdil0f672f62019-12-10 10:32:29 +0000120 int ret = 0;
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000121 tidle->thread_info.cpu = cpu;
122
Olivier Deprez157378f2022-04-04 15:47:50 +0200123 ret = start_secondary_cpu(cpu, tidle);
124 if (!ret) {
125 wait_for_completion_timeout(&cpu_running,
David Brazdil0f672f62019-12-10 10:32:29 +0000126 msecs_to_jiffies(1000));
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000127
Olivier Deprez157378f2022-04-04 15:47:50 +0200128 if (!cpu_online(cpu)) {
129 pr_crit("CPU%u: failed to come online\n", cpu);
130 ret = -EIO;
131 }
132 } else {
133 pr_crit("CPU%u: failed to start\n", cpu);
David Brazdil0f672f62019-12-10 10:32:29 +0000134 }
135
136 return ret;
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000137}
138
139void __init smp_cpus_done(unsigned int max_cpus)
140{
141}
142
143/*
144 * C entry point for a secondary processor.
145 */
Olivier Deprez157378f2022-04-04 15:47:50 +0200146asmlinkage __visible void smp_callin(void)
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000147{
148 struct mm_struct *mm = &init_mm;
Olivier Deprez157378f2022-04-04 15:47:50 +0200149 unsigned int curr_cpuid = smp_processor_id();
150
151 riscv_clear_ipi();
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000152
153 /* All kernel threads share the same mm context. */
David Brazdil0f672f62019-12-10 10:32:29 +0000154 mmgrab(mm);
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000155 current->active_mm = mm;
156
Olivier Deprez92d4c212022-12-06 15:05:30 +0100157 store_cpu_topology(curr_cpuid);
Olivier Deprez157378f2022-04-04 15:47:50 +0200158 notify_cpu_starting(curr_cpuid);
Olivier Deprez157378f2022-04-04 15:47:50 +0200159 set_cpu_online(curr_cpuid, 1);
160
David Brazdil0f672f62019-12-10 10:32:29 +0000161 /*
162 * Remote TLB flushes are ignored while the CPU is offline, so emit
163 * a local TLB flush right now just in case.
164 */
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000165 local_flush_tlb_all();
David Brazdil0f672f62019-12-10 10:32:29 +0000166 complete(&cpu_running);
167 /*
168 * Disable preemption before enabling interrupts, so we don't try to
169 * schedule a CPU that hasn't actually started yet.
170 */
David Brazdil0f672f62019-12-10 10:32:29 +0000171 local_irq_enable();
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000172 cpu_startup_entry(CPUHP_AP_ONLINE_IDLE);
173}