TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / hafnium / third_party / linux / 157378f43faad830e4aa3815bde5fa9f9a9f5be6 / . / arch / arm / include / asm / vfpmacros.h
blob: ba0d4cb5377e0759b7b557ad2f65f9b091d17ca3 [file] [log] [blame]
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * arch/arm/include/asm/vfpmacros.h
4 *
5 * Assembler-only file containing VFP macros and register definitions.
6 */
7#include <asm/hwcap.h>
8
9#include <asm/vfp.h>
10
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]11#ifdef CONFIG_AS_VFP_VMRS_FPINST
12 .macro VFPFMRX, rd, sysreg, cond
13 vmrs\cond \rd, \sysreg
14 .endm
15
16 .macro VFPFMXR, sysreg, rd, cond
17 vmsr\cond \sysreg, \rd
18 .endm
19#else
20 @ Macros to allow building with old toolkits (with no VFP support)
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]21 .macro VFPFMRX, rd, sysreg, cond
22 MRC\cond p10, 7, \rd, \sysreg, cr0, 0 @ FMRX \rd, \sysreg
23 .endm
24
25 .macro VFPFMXR, sysreg, rd, cond
26 MCR\cond p10, 7, \rd, \sysreg, cr0, 0 @ FMXR \sysreg, \rd
27 .endm
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]28#endif
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]29
30 @ read all the working registers back into the VFP
31 .macro VFPFLDMIA, base, tmp
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]32 .fpu vfpv2
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]33#if __LINUX_ARM_ARCH__ < 6
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]34 fldmiax \base!, {d0-d15}
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]35#else
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]36 vldmia \base!, {d0-d15}
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]37#endif
38#ifdef CONFIG_VFPv3
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]39 .fpu vfpv3
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]40#if __LINUX_ARM_ARCH__ <= 6
41 ldr \tmp, =elf_hwcap @ may not have MVFR regs
42 ldr \tmp, [\tmp, #0]
43 tst \tmp, #HWCAP_VFPD32
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]44 vldmiane \base!, {d16-d31}
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]45 addeq \base, \base, #32*4 @ step over unused register space
46#else
47 VFPFMRX \tmp, MVFR0 @ Media and VFP Feature Register 0
48 and \tmp, \tmp, #MVFR0_A_SIMD_MASK @ A_SIMD field
49 cmp \tmp, #2 @ 32 x 64bit registers?
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]50 vldmiaeq \base!, {d16-d31}
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]51 addne \base, \base, #32*4 @ step over unused register space
52#endif
53#endif
54 .endm
55
56 @ write all the working registers out of the VFP
57 .macro VFPFSTMIA, base, tmp
58#if __LINUX_ARM_ARCH__ < 6
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]59 fstmiax \base!, {d0-d15}
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]60#else
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]61 vstmia \base!, {d0-d15}
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]62#endif
63#ifdef CONFIG_VFPv3
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]64 .fpu vfpv3
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]65#if __LINUX_ARM_ARCH__ <= 6
66 ldr \tmp, =elf_hwcap @ may not have MVFR regs
67 ldr \tmp, [\tmp, #0]
68 tst \tmp, #HWCAP_VFPD32
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]69 vstmiane \base!, {d16-d31}
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]70 addeq \base, \base, #32*4 @ step over unused register space
71#else
72 VFPFMRX \tmp, MVFR0 @ Media and VFP Feature Register 0
73 and \tmp, \tmp, #MVFR0_A_SIMD_MASK @ A_SIMD field
74 cmp \tmp, #2 @ 32 x 64bit registers?
Olivier Deprez157378f2022-04-04 15:47:50 +0200[diff] [blame^]75 vstmiaeq \base!, {d16-d31}
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]76 addne \base, \base, #32*4 @ step over unused register space
77#endif
78#endif
79 .endm