blob: e0705156cad36a553d97eb2a9a2cc4a3aec7af2e [file] [log] [blame]
Miklos Balint386b8b52017-11-29 13:12:32 +00001/*
Jaykumar Pitambarbhai Patel98e6ce42020-01-06 12:42:42 +05302 * Copyright (c) 2017-2020, Arm Limited. All rights reserved.
Miklos Balint386b8b52017-11-29 13:12:32 +00003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 *
6 */
7
Summer Qinf993cd42020-08-12 16:55:17 +08008#include "log/tfm_log.h"
TTornblom83d96372019-11-19 12:53:16 +01009#include "region.h"
Summer Qinf993cd42020-08-12 16:55:17 +080010#include "spm_func.h"
Summer Qin0eb7c912020-08-19 16:08:50 +080011#include "tfm_hal_platform.h"
Summer Qin830c5542020-02-14 13:44:20 +080012#include "tfm_internal.h"
13#include "tfm_irq_list.h"
14#include "tfm_nspm.h"
15#include "tfm_spm_hal.h"
16#include "tfm_version.h"
Miklos Balint386b8b52017-11-29 13:12:32 +000017
Miklos Balint386b8b52017-11-29 13:12:32 +000018/*
19 * Avoids the semihosting issue
20 * FixMe: describe 'semihosting issue'
21 */
22#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
23__asm(" .global __ARM_use_no_argv\n");
24#endif
25
26#ifndef TFM_LVL
27#error TFM_LVL is not defined!
Summer Qinf993cd42020-08-12 16:55:17 +080028#elif (TFM_LVL != 1)
Edison Aicb0ecf62019-07-10 18:43:51 +080029#error Only TFM_LVL 1 is supported for library model!
30#endif
Miklos Balint386b8b52017-11-29 13:12:32 +000031
Mate Toth-Pal6bb416a2019-05-07 16:23:55 +020032REGION_DECLARE(Image$$, ARM_LIB_STACK_MSP, $$ZI$$Base);
33
Summer Qin830c5542020-02-14 13:44:20 +080034static int32_t tfm_core_init(void)
Miklos Balint386b8b52017-11-29 13:12:32 +000035{
Mate Toth-Pal4341de02018-10-02 12:55:47 +020036 size_t i;
Summer Qin0eb7c912020-08-19 16:08:50 +080037 enum tfm_hal_status_t hal_status = TFM_HAL_ERROR_GENERIC;
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020038 enum tfm_plat_err_t plat_err = TFM_PLAT_ERR_SYSTEM_ERR;
39 enum irq_target_state_t irq_target_state = TFM_IRQ_TARGET_STATE_SECURE;
Mate Toth-Pal4341de02018-10-02 12:55:47 +020040
Miklos Balint386b8b52017-11-29 13:12:32 +000041 /* Enables fault handlers */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020042 plat_err = tfm_spm_hal_enable_fault_handlers();
43 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
44 return TFM_ERROR_GENERIC;
45 }
Miklos Balint386b8b52017-11-29 13:12:32 +000046
Marc Moreno Berengue8e0fa7a2018-10-04 18:25:13 +010047 /* Configures the system reset request properties */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020048 plat_err = tfm_spm_hal_system_reset_cfg();
49 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
50 return TFM_ERROR_GENERIC;
51 }
Marc Moreno Berengue8e0fa7a2018-10-04 18:25:13 +010052
Marc Moreno Berengued584b612018-11-26 11:46:31 +000053 /* Configures debug authentication */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020054 plat_err = tfm_spm_hal_init_debug();
55 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
56 return TFM_ERROR_GENERIC;
57 }
Miklos Balint386b8b52017-11-29 13:12:32 +000058
Jaykumar Pitambarbhai Patel98e6ce42020-01-06 12:42:42 +053059 /*
60 * Access to any peripheral should be performed after programming
61 * the necessary security components such as PPC/SAU.
62 */
63 plat_err = tfm_spm_hal_init_isolation_hw();
64 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
65 return TFM_ERROR_GENERIC;
66 }
67
Andrei Narkevitch5bba54c2019-09-23 14:09:13 -070068 /* Performs platform specific initialization */
Summer Qin0eb7c912020-08-19 16:08:50 +080069 hal_status = tfm_hal_platform_init();
70 if (hal_status != TFM_HAL_SUCCESS) {
Andrei Narkevitch5bba54c2019-09-23 14:09:13 -070071 return TFM_ERROR_GENERIC;
72 }
Miklos Balint386b8b52017-11-29 13:12:32 +000073
Ken Liu81f2d5e2019-12-26 11:44:36 +080074 LOG_MSG("\033[1;34m[Sec Thread] Secure image initializing!\033[0m\r\n");
Miklos Balint6cbeba62018-04-12 17:31:34 +020075
Miklos Balint386b8b52017-11-29 13:12:32 +000076#ifdef TFM_CORE_DEBUG
Ken Liu81f2d5e2019-12-26 11:44:36 +080077 LOG_MSG("TF-M isolation level is: %d\r\n", TFM_LVL);
Miklos Balint386b8b52017-11-29 13:12:32 +000078#endif
79
Tamas Ban9ff535b2018-09-18 08:15:18 +010080 tfm_core_validate_boot_data();
81
Miklos Balint386b8b52017-11-29 13:12:32 +000082 configure_ns_code();
83
84 /* Configures all interrupts to retarget NS state, except for
85 * secure peripherals
86 */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020087 plat_err = tfm_spm_hal_nvic_interrupt_target_state_cfg();
88 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
89 return TFM_ERROR_GENERIC;
90 }
Mate Toth-Pal4341de02018-10-02 12:55:47 +020091
92 for (i = 0; i < tfm_core_irq_signals_count; ++i) {
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020093 plat_err = tfm_spm_hal_set_secure_irq_priority(
Mate Toth-Pal4341de02018-10-02 12:55:47 +020094 tfm_core_irq_signals[i].irq_line,
95 tfm_core_irq_signals[i].irq_priority);
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +020096 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
97 return TFM_ERROR_GENERIC;
98 }
99 irq_target_state = tfm_spm_hal_set_irq_target_state(
100 tfm_core_irq_signals[i].irq_line,
101 TFM_IRQ_TARGET_STATE_SECURE);
102 if (irq_target_state != TFM_IRQ_TARGET_STATE_SECURE) {
103 return TFM_ERROR_GENERIC;
104 }
Mate Toth-Pal4341de02018-10-02 12:55:47 +0200105 }
106
Miklos Balint386b8b52017-11-29 13:12:32 +0000107 /* Enable secure peripherals interrupts */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200108 plat_err = tfm_spm_hal_nvic_interrupt_enable();
109 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
110 return TFM_ERROR_GENERIC;
111 }
Miklos Balint386b8b52017-11-29 13:12:32 +0000112
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200113 return TFM_SUCCESS;
Miklos Balint386b8b52017-11-29 13:12:32 +0000114}
115
Edison Aid87f07b2019-07-22 18:50:24 +0800116static int32_t tfm_core_set_secure_exception_priorities(void)
Miklos Balintace4c3f2018-07-30 12:31:15 +0200117{
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200118 enum tfm_plat_err_t plat_err = TFM_PLAT_ERR_SYSTEM_ERR;
119
David Hu4e165602019-06-12 18:38:31 +0800120 tfm_arch_prioritize_secure_exception();
Miklos Balintace4c3f2018-07-30 12:31:15 +0200121
Mate Toth-Pal3e2ebd02019-05-07 14:22:16 +0200122 /* Explicitly set Secure SVC priority to highest */
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200123 plat_err = tfm_spm_hal_set_secure_irq_priority(SVCall_IRQn, 0);
124 if (plat_err != TFM_PLAT_ERR_SUCCESS) {
125 return TFM_ERROR_GENERIC;
126 }
Miklos Balintace4c3f2018-07-30 12:31:15 +0200127
Summer Qin2b8ab7e2020-02-18 13:58:58 +0800128 tfm_arch_set_pendsv_priority();
Edison Aie5111d92019-07-22 16:08:27 +0800129
130 return TFM_SUCCESS;
Miklos Balintace4c3f2018-07-30 12:31:15 +0200131}
132
Miklos Balint386b8b52017-11-29 13:12:32 +0000133int main(void)
134{
Mate Toth-Pal6bb416a2019-05-07 16:23:55 +0200135 /* set Main Stack Pointer limit */
David Huf363fe92019-07-02 13:03:30 +0800136 tfm_arch_set_msplim((uint32_t)&REGION_NAME(Image$$, ARM_LIB_STACK_MSP,
137 $$ZI$$Base));
Mate Toth-Pal6bb416a2019-05-07 16:23:55 +0200138
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200139 if (tfm_core_init() != TFM_SUCCESS) {
Edison Ai9059ea02019-11-28 13:46:14 +0800140 tfm_core_panic();
Hugues de Valon4bf875b2019-02-19 14:53:49 +0000141 }
Soby Mathewc64adbc2020-03-11 12:33:44 +0000142 /* Print the TF-M version */
143 LOG_MSG("\033[1;34mBooting TFM v%d.%d %s\033[0m\r\n",
144 VERSION_MAJOR, VERSION_MINOR, VERSION_STRING);
Miklos Balint386b8b52017-11-29 13:12:32 +0000145
Hugues de Valon4bf875b2019-02-19 14:53:49 +0000146 if (tfm_spm_db_init() != SPM_ERR_OK) {
Edison Ai9059ea02019-11-28 13:46:14 +0800147 tfm_core_panic();
Hugues de Valon4bf875b2019-02-19 14:53:49 +0000148 }
Mate Toth-Pal936c33b2018-04-10 14:02:07 +0200149
Edison Ai1dfd7b12020-02-23 14:16:08 +0800150#ifdef CONFIG_TFM_ENABLE_MEMORY_PROTECT
Edison Aic1b10902019-08-26 10:34:19 +0800151 if (tfm_spm_hal_setup_isolation_hw() != TFM_PLAT_ERR_SUCCESS) {
Edison Ai9059ea02019-11-28 13:46:14 +0800152 tfm_core_panic();
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200153 }
Edison Ai1dfd7b12020-02-23 14:16:08 +0800154#endif /* CONFIG_TFM_ENABLE_MEMORY_PROTECT */
Mate Toth-Pal936c33b2018-04-10 14:02:07 +0200155
Mate Toth-Pal349714a2018-02-23 15:30:24 +0100156 tfm_spm_partition_set_state(TFM_SP_CORE_ID, SPM_PARTITION_STATE_RUNNING);
Mate Toth-Pal65291f32018-02-23 14:35:22 +0100157
TTornblomc640e072019-06-14 14:33:51 +0200158 REGION_DECLARE(Image$$, ARM_LIB_STACK, $$ZI$$Base)[];
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200159 uint32_t psp_stack_bottom =
160 (uint32_t)REGION_NAME(Image$$, ARM_LIB_STACK, $$ZI$$Base);
Miklos Balint386b8b52017-11-29 13:12:32 +0000161
David Hue05b6a62019-06-12 18:45:28 +0800162 tfm_arch_set_psplim(psp_stack_bottom);
Miklos Balint386b8b52017-11-29 13:12:32 +0000163
Miklos Balint6a139ae2018-04-04 19:44:37 +0200164 if (tfm_spm_partition_init() != SPM_ERR_OK) {
165 /* Certain systems might refuse to boot altogether if partitions fail
166 * to initialize. This is a placeholder for such an error handler
167 */
168 }
169
Ken Liu96714b32019-04-08 15:10:39 +0800170 /*
171 * Prioritise secure exceptions to avoid NS being able to pre-empt
172 * secure SVC or SecureFault. Do it before PSA API initialization.
173 */
Edison Aic1b10902019-08-26 10:34:19 +0800174 if (tfm_core_set_secure_exception_priorities() != TFM_SUCCESS) {
Edison Ai9059ea02019-11-28 13:46:14 +0800175 tfm_core_panic();
Mate Toth-Pal5d3ae082019-07-10 16:14:14 +0200176 }
Ken Liu96714b32019-04-08 15:10:39 +0800177
Edison Ai4d66dc32019-02-18 17:58:49 +0800178 /* We close the TFM_SP_CORE_ID partition, because its only purpose is
179 * to be able to pass the state checks for the tests started from secure.
180 */
181 tfm_spm_partition_set_state(TFM_SP_CORE_ID, SPM_PARTITION_STATE_CLOSED);
182 tfm_spm_partition_set_state(TFM_SP_NON_SECURE_ID,
183 SPM_PARTITION_STATE_RUNNING);
Edison Ai4dcae6f2019-03-18 10:13:47 +0800184
185#ifdef TFM_CORE_DEBUG
186 /* Jumps to non-secure code */
Ken Liu81f2d5e2019-12-26 11:44:36 +0800187 LOG_MSG("\033[1;34mJumping to non-secure code...\033[0m\r\n");
Edison Ai4dcae6f2019-03-18 10:13:47 +0800188#endif
189
190 jump_to_ns_code();
Miklos Balint386b8b52017-11-29 13:12:32 +0000191}