blob: d6f0079677d6ec6e6ed5508c144c20e6c38ca10b [file] [log] [blame]
Boyan Karatotev2b5e00d2024-12-19 16:07:29 +00001# Copyright (c) 2021-2025, Arm Limited. All rights reserved.
Usama Arif6ec0c652021-04-09 17:07:41 +01002#
3# SPDX-License-Identifier: BSD-3-Clause
4#
5
Chris Kay1fa05da2021-09-28 15:52:14 +01006include common/fdt_wrappers.mk
7
Boyan Karatoteva02bb362023-12-12 15:59:01 +00008TARGET_FLAVOUR := fvp
Boyan Karatotev1b8ed092023-11-15 11:54:33 +00009# DPU with SCMI may not necessarily work, so allow its independence
10TC_DPU_USE_SCMI_CLK := 1
Kshitij Sisodiaa658b462023-11-22 17:03:45 +000011# SCMI power domain control enable
12TC_SCMI_PD_CTRL_EN := 1
Boyan Karatoteva02bb362023-12-12 15:59:01 +000013
Boyan Karatotev96a5f872023-12-27 15:49:18 +000014# System setup
15CSS_USE_SCMI_SDS_DRIVER := 1
16HW_ASSISTED_COHERENCY := 1
17USE_COHERENT_MEM := 0
18GIC_ENABLE_V4_EXTN := 1
19GICV3_SUPPORT_GIC600 := 1
20override NEED_BL2U := no
21override ARM_PLAT_MT := 1
22
23# CPU setup
24ARM_ARCH_MINOR := 7
25BRANCH_PROTECTION := 1
26ENABLE_FEAT_MPAM := 1 # default is 2, optimise
27ENABLE_SVE_FOR_NS := 2 # to show we use it
28ENABLE_SVE_FOR_SWD := 1
Jackson Cooper-Driver9face212024-01-08 09:53:04 +000029ENABLE_SME_FOR_NS := 2
30ENABLE_SME2_FOR_NS := 2
31ENABLE_SME_FOR_SWD := 1
Boyan Karatotev96a5f872023-12-27 15:49:18 +000032ENABLE_TRBE_FOR_NS := 1
33ENABLE_SYS_REG_TRACE_FOR_NS := 1
34ENABLE_FEAT_AMU := 1
35ENABLE_AMU_FCONF := 1
36ENABLE_AMU_AUXILIARY_COUNTERS := 1
37ENABLE_MPMM := 1
38ENABLE_MPMM_FCONF := 1
Jayanth Dodderi Chidanand3e8a82a2024-09-02 15:54:23 +010039ENABLE_FEAT_MTE2 := 2
Manish Pandey7754b772024-07-18 16:29:43 +010040ENABLE_SPE_FOR_NS := 3
Jayanth Dodderi Chidanand3e8a82a2024-09-02 15:54:23 +010041ENABLE_FEAT_TCR2 := 3
Boyan Karatotev96a5f872023-12-27 15:49:18 +000042
43CTX_INCLUDE_AARCH32_REGS := 0
44
45ifeq (${SPD},spmd)
46 SPMD_SPM_AT_SEL2 := 1
Boyan Karatotev96a5f872023-12-27 15:49:18 +000047 CTX_INCLUDE_PAUTH_REGS := 1
48endif
49
Sergio Alvesdd5bf9c2023-12-06 15:24:44 +000050# TC RESOLUTION - LIST OF VALID OPTIONS (this impacts only FVP)
51TC_RESOLUTION_OPTIONS := 640x480p60 \
52 1920x1080p60
53# Set default to the 640x480p60 resolution mode
54TC_RESOLUTION ?= $(firstword $(TC_RESOLUTION_OPTIONS))
55
56# Check resolution option for FVP
57ifneq ($(filter ${TARGET_FLAVOUR}, fvp),)
58ifeq ($(filter ${TC_RESOLUTION}, ${TC_RESOLUTION_OPTIONS}),)
59 $(error TC_RESOLUTION is ${TC_RESOLUTION}, it must be: ${TC_RESOLUTION_OPTIONS})
60endif
61endif
Boyan Karatotev96a5f872023-12-27 15:49:18 +000062
Boyan Karatotev62320dc2023-07-07 13:33:19 +000063ifneq ($(shell expr $(TARGET_PLATFORM) \<= 1), 0)
Manish V Badarkhedf32faa2024-10-31 16:04:30 +000064 $(error Platform ${PLAT}$(TARGET_PLATFORM) is no longer available.)
65endif
66
67ifneq ($(shell expr $(TARGET_PLATFORM) = 2), 0)
Manish V Badarkhe6a2b11c2023-11-20 18:25:49 +000068 $(warning Platform ${PLAT}$(TARGET_PLATFORM) is deprecated. \
69 Some of the features might not work as expected)
70endif
71
Jackson Cooper-Drivere8e1b602023-12-14 14:32:40 +000072ifeq ($(shell expr $(TARGET_PLATFORM) \<= 4), 0)
73 $(error TARGET_PLATFORM must be less than or equal to 4)
Usama Arif6ec0c652021-04-09 17:07:41 +010074endif
75
Boyan Karatoteva02bb362023-12-12 15:59:01 +000076ifeq ($(filter ${TARGET_FLAVOUR}, fvp fpga),)
77 $(error TARGET_FLAVOUR must be fvp or fpga)
78endif
79
Jagdish Gediyabea55e32024-08-15 04:57:44 +000080# Support for loading FS Image to DRAM
81TC_FPGA_FS_IMG_IN_RAM := 0
Vishnu Satheesh932e64a2024-04-23 15:08:08 +010082
Vishnu Satheesh969b7592024-04-23 15:25:32 +010083# Support Loading of FIP image to DRAM
84TC_FPGA_FIP_IMG_IN_RAM := 0
85
Jagdish Gediya1d2d96d2024-04-19 13:16:36 +000086# Use simple panel instead of vencoder with DPU
87TC_DPU_USE_SIMPLE_PANEL := 0
88
Boyan Karatoteva02bb362023-12-12 15:59:01 +000089$(eval $(call add_defines, \
90 TARGET_PLATFORM \
91 TARGET_FLAVOUR_$(call uppercase,${TARGET_FLAVOUR}) \
Sergio Alvesdd5bf9c2023-12-06 15:24:44 +000092 TC_RESOLUTION_$(call uppercase,${TC_RESOLUTION}) \
Boyan Karatotev1b8ed092023-11-15 11:54:33 +000093 TC_DPU_USE_SCMI_CLK \
Kshitij Sisodiaa658b462023-11-22 17:03:45 +000094 TC_SCMI_PD_CTRL_EN \
Jagdish Gediyabea55e32024-08-15 04:57:44 +000095 TC_FPGA_FS_IMG_IN_RAM \
Vishnu Satheesh969b7592024-04-23 15:25:32 +010096 TC_FPGA_FIP_IMG_IN_RAM \
Jagdish Gediya1d2d96d2024-04-19 13:16:36 +000097 TC_DPU_USE_SIMPLE_PANEL \
Boyan Karatoteva02bb362023-12-12 15:59:01 +000098))
Olivier Deprez8597a8c2022-07-20 17:37:23 +020099
Usama Arif6ec0c652021-04-09 17:07:41 +0100100CSS_LOAD_SCP_IMAGES := 1
101
Arvind Ram Prakashb87d7ab2024-05-07 10:33:46 -0500102# Save DSU PMU registers on cluster off and restore them on cluster on
103PRESERVE_DSU_PMU_REGS := 1
104
Jackson Cooper-Driver04085d62024-03-11 09:23:17 +0000105# Specify MHU type based on platform
106ifneq ($(filter ${TARGET_PLATFORM}, 2),)
107 PLAT_MHU_VERSION := 2
108else
109 PLAT_MHU_VERSION := 3
110endif
111
Usama Arif6ec0c652021-04-09 17:07:41 +0100112# Include GICv3 driver files
113include drivers/arm/gic/v3/gicv3.mk
114
115ENT_GIC_SOURCES := ${GICV3_SOURCES} \
116 plat/common/plat_gicv3.c \
117 plat/arm/common/arm_gicv3.c
118
Usama Arif6ec0c652021-04-09 17:07:41 +0100119TC_BASE = plat/arm/board/tc
120
Boyan Karatotev3ac3b6b2023-12-20 16:28:23 +0000121PLAT_INCLUDES += -I${TC_BASE}/include/ \
122 -I${TC_BASE}/fdts/
Usama Arif6ec0c652021-04-09 17:07:41 +0100123
Usama Arif6ec0c652021-04-09 17:07:41 +0100124# CPU libraries for TARGET_PLATFORM=1
125ifeq (${TARGET_PLATFORM}, 1)
Rupinderjit Singheebd2c32022-04-04 17:28:41 +0100126TC_CPU_SOURCES += lib/cpus/aarch64/cortex_a510.S \
Rupinderjit Singhc58b9a82022-08-23 11:55:27 +0100127 lib/cpus/aarch64/cortex_a715.S \
128 lib/cpus/aarch64/cortex_x3.S
Usama Arif6ec0c652021-04-09 17:07:41 +0100129endif
130
Rupinderjit Singheebd2c32022-04-04 17:28:41 +0100131# CPU libraries for TARGET_PLATFORM=2
132ifeq (${TARGET_PLATFORM}, 2)
Manish Pandey74dc8012024-08-12 15:40:22 +0100133ERRATA_A520_2938996 := 1
134ERRATA_X4_2726228 := 1
135
Govindraj Rajadea3d712023-06-28 08:49:21 -0500136TC_CPU_SOURCES += lib/cpus/aarch64/cortex_a520.S \
Govindraj Raja31b39452023-06-23 11:28:05 -0500137 lib/cpus/aarch64/cortex_a720.S \
Govindraj Raja870fcb92023-06-23 11:09:31 -0500138 lib/cpus/aarch64/cortex_x4.S
Rupinderjit Singheebd2c32022-04-04 17:28:41 +0100139endif
140
Boyan Karatotev62320dc2023-07-07 13:33:19 +0000141# CPU libraries for TARGET_PLATFORM=3
142ifeq (${TARGET_PLATFORM}, 3)
Manish Pandey74dc8012024-08-12 15:40:22 +0100143ERRATA_A520_2938996 := 1
144
Boyan Karatotev62320dc2023-07-07 13:33:19 +0000145TC_CPU_SOURCES += lib/cpus/aarch64/cortex_a520.S \
Govindraj Raja16aacab2024-05-17 13:35:19 -0500146 lib/cpus/aarch64/cortex_a725.S \
Govindraj Rajabbe94cd2024-05-17 13:39:07 -0500147 lib/cpus/aarch64/cortex_x925.S
Boyan Karatotev62320dc2023-07-07 13:33:19 +0000148endif
149
Jackson Cooper-Drivere8e1b602023-12-14 14:32:40 +0000150# CPU libraries for TARGET_PLATFORM=4
151ifeq (${TARGET_PLATFORM}, 4)
Boyan Karatotev2b5e00d2024-12-19 16:07:29 +0000152FEAT_PABANDON := 1
Jackson Cooper-Drivere8e1b602023-12-14 14:32:40 +0000153TC_CPU_SOURCES += lib/cpus/aarch64/cortex_gelas.S \
154 lib/cpus/aarch64/nevis.S \
155 lib/cpus/aarch64/travis.S
156endif
157
Jagdish Gediya89c58a52024-02-02 06:01:44 +0000158INTERCONNECT_SOURCES := ${TC_BASE}/tc_interconnect.c \
159 plat/arm/common/arm_ni.c
Usama Arif6ec0c652021-04-09 17:07:41 +0100160
161PLAT_BL_COMMON_SOURCES += ${TC_BASE}/tc_plat.c \
162 ${TC_BASE}/include/tc_helpers.S
163
Leo Yand1de6b22024-05-15 18:29:15 +0100164
165ifneq (${ENABLE_STACK_PROTECTOR},0)
166PLAT_BL_COMMON_SOURCES += ${TC_BASE}/tc_stack_protector.c
167endif
168
Usama Arif6ec0c652021-04-09 17:07:41 +0100169BL1_SOURCES += ${INTERCONNECT_SOURCES} \
170 ${TC_CPU_SOURCES} \
171 ${TC_BASE}/tc_trusted_boot.c \
Jackson Cooper-Driverf5ae5dc2024-06-10 14:54:06 +0100172 ${TC_BASE}/tc_bl1_setup.c \
Usama Arif6ec0c652021-04-09 17:07:41 +0100173 ${TC_BASE}/tc_err.c \
174 drivers/arm/sbsa/sbsa.c
175
Usama Arif6ec0c652021-04-09 17:07:41 +0100176BL2_SOURCES += ${TC_BASE}/tc_security.c \
177 ${TC_BASE}/tc_err.c \
178 ${TC_BASE}/tc_trusted_boot.c \
Usama Arif34a87d72021-08-17 17:57:10 +0100179 ${TC_BASE}/tc_bl2_setup.c \
Usama Arif6ec0c652021-04-09 17:07:41 +0100180 lib/utils/mem_region.c \
181 drivers/arm/tzc/tzc400.c \
Usama Arif6ec0c652021-04-09 17:07:41 +0100182 plat/arm/common/arm_nor_psci_mem_protect.c
183
Tintu Thomas8ce29a72024-07-02 16:57:05 +0100184ifeq ($(shell test $(TARGET_PLATFORM) -le 2; echo $$?),0)
185BL2_SOURCES += plat/arm/common/arm_tzc400.c
186endif
187
Usama Arif6ec0c652021-04-09 17:07:41 +0100188BL31_SOURCES += ${INTERCONNECT_SOURCES} \
189 ${TC_CPU_SOURCES} \
190 ${ENT_GIC_SOURCES} \
191 ${TC_BASE}/tc_bl31_setup.c \
192 ${TC_BASE}/tc_topology.c \
Usama Arif34a87d72021-08-17 17:57:10 +0100193 lib/fconf/fconf.c \
194 lib/fconf/fconf_dyn_cfg_getter.c \
Arvind Ram Prakashb87d7ab2024-05-07 10:33:46 -0500195 drivers/arm/css/dsu/dsu.c \
Usama Arif6ec0c652021-04-09 17:07:41 +0100196 drivers/cfi/v2m/v2m_flash.c \
197 lib/utils/mem_region.c \
Madhukar Pappireddy28b2d862023-03-22 15:40:40 -0500198 plat/arm/common/arm_nor_psci_mem_protect.c \
199 drivers/arm/sbsa/sbsa.c
Usama Arif6ec0c652021-04-09 17:07:41 +0100200
Chris Kay1fa05da2021-09-28 15:52:14 +0100201BL31_SOURCES += ${FDT_WRAPPERS_SOURCES}
202
Usama Arif6ec0c652021-04-09 17:07:41 +0100203# Add the FDT_SOURCES and options for Dynamic Config
204FDT_SOURCES += ${TC_BASE}/fdts/${PLAT}_fw_config.dts \
Tamas Ban1f47a712023-06-12 11:26:28 +0200205 ${TC_BASE}/fdts/${PLAT}_tb_fw_config.dts \
206 ${TC_BASE}/fdts/${PLAT}_nt_fw_config.dts
Usama Arif6ec0c652021-04-09 17:07:41 +0100207FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_fw_config.dtb
208TB_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_tb_fw_config.dtb
Tamas Ban1f47a712023-06-12 11:26:28 +0200209FVP_NT_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_nt_fw_config.dtb
Usama Arif6ec0c652021-04-09 17:07:41 +0100210
211# Add the FW_CONFIG to FIP and specify the same to certtool
212$(eval $(call TOOL_ADD_PAYLOAD,${FW_CONFIG},--fw-config,${FW_CONFIG}))
213# Add the TB_FW_CONFIG to FIP and specify the same to certtool
214$(eval $(call TOOL_ADD_PAYLOAD,${TB_FW_CONFIG},--tb-fw-config,${TB_FW_CONFIG}))
Tamas Ban1f47a712023-06-12 11:26:28 +0200215# Add the NT_FW_CONFIG to FIP and specify the same to certtool
216$(eval $(call TOOL_ADD_PAYLOAD,${FVP_NT_FW_CONFIG},--nt-fw-config,${FVP_NT_FW_CONFIG}))
Usama Arif6ec0c652021-04-09 17:07:41 +0100217
218ifeq (${SPD},spmd)
219ifeq ($(ARM_SPMC_MANIFEST_DTS),)
Boyan Karatotev3ac3b6b2023-12-20 16:28:23 +0000220ARM_SPMC_MANIFEST_DTS := ${TC_BASE}/fdts/${PLAT}_spmc_test_manifest.dts
Usama Arif6ec0c652021-04-09 17:07:41 +0100221endif
222
223FDT_SOURCES += ${ARM_SPMC_MANIFEST_DTS}
224TC_TOS_FW_CONFIG := ${BUILD_PLAT}/fdts/$(notdir $(basename ${ARM_SPMC_MANIFEST_DTS})).dtb
225
226# Add the TOS_FW_CONFIG to FIP and specify the same to certtool
227$(eval $(call TOOL_ADD_PAYLOAD,${TC_TOS_FW_CONFIG},--tos-fw-config,${TC_TOS_FW_CONFIG}))
228endif
229
230#Device tree
Leo Yanb3a97372024-04-14 08:27:39 +0100231TC_HW_CONFIG_DTS := fdts/${PLAT}${TARGET_PLATFORM}.dts
Usama Arif6ec0c652021-04-09 17:07:41 +0100232TC_HW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}.dtb
233FDT_SOURCES += ${TC_HW_CONFIG_DTS}
234$(eval TC_HW_CONFIG := ${BUILD_PLAT}/$(patsubst %.dts,%.dtb,$(TC_HW_CONFIG_DTS)))
235
236# Add the HW_CONFIG to FIP and specify the same to certtool
237$(eval $(call TOOL_ADD_PAYLOAD,${TC_HW_CONFIG},--hw-config,${TC_HW_CONFIG}))
238
Leo Yan0328f342024-05-21 16:33:01 +0000239$(info Including rse_comms.mk)
240include drivers/arm/rse/rse_comms.mk
241
242BL1_SOURCES += ${RSE_COMMS_SOURCES}
243BL2_SOURCES += ${RSE_COMMS_SOURCES}
244BL31_SOURCES += ${RSE_COMMS_SOURCES}
245
Tamas Ban6cb5d322022-09-16 16:26:15 +0200246# Include Measured Boot makefile before any Crypto library makefile.
247# Crypto library makefile may need default definitions of Measured Boot build
248# flags present in Measured Boot makefile.
249ifeq (${MEASURED_BOOT},1)
Tamas Bane7f11812023-06-07 13:35:04 +0200250 ifeq (${DICE_PROTECTION_ENVIRONMENT},1)
251 $(info Including qcbor.mk)
Tamas Ban7f8589c2024-02-22 11:35:28 +0100252 include drivers/measured_boot/rse/qcbor.mk
Tamas Bane7f11812023-06-07 13:35:04 +0200253 $(info Including dice_prot_env.mk)
Tamas Ban7f8589c2024-02-22 11:35:28 +0100254 include drivers/measured_boot/rse/dice_prot_env.mk
Tamas Bane7f11812023-06-07 13:35:04 +0200255
256 BL1_SOURCES += ${QCBOR_SOURCES} \
257 ${DPE_SOURCES} \
258 plat/arm/board/tc/tc_common_dpe.c \
259 plat/arm/board/tc/tc_bl1_dpe.c \
Tamas Ban467bdf22023-06-07 14:18:46 +0200260 lib/psa/dice_protection_environment.c \
261 drivers/arm/css/sds/sds.c \
262 drivers/delay_timer/delay_timer.c \
263 drivers/delay_timer/generic_delay_timer.c
Tamas Bane7f11812023-06-07 13:35:04 +0200264
265 BL2_SOURCES += ${QCBOR_SOURCES} \
266 ${DPE_SOURCES} \
267 plat/arm/board/tc/tc_common_dpe.c \
268 plat/arm/board/tc/tc_bl2_dpe.c \
269 lib/psa/dice_protection_environment.c
270
271 PLAT_INCLUDES += -I${QCBOR_INCLUDES} \
272 -Iinclude/lib/dice
273 else
Tamas Ban7f8589c2024-02-22 11:35:28 +0100274 $(info Including rse_measured_boot.mk)
275 include drivers/measured_boot/rse/rse_measured_boot.mk
Tamas Bane7f11812023-06-07 13:35:04 +0200276
277 BL1_SOURCES += ${MEASURED_BOOT_SOURCES} \
Tamas Ban6cb5d322022-09-16 16:26:15 +0200278 plat/arm/board/tc/tc_common_measured_boot.c \
279 plat/arm/board/tc/tc_bl1_measured_boot.c \
Tamas Bane7f11812023-06-07 13:35:04 +0200280 lib/psa/measured_boot.c
Tamas Ban6cb5d322022-09-16 16:26:15 +0200281
Tamas Bane7f11812023-06-07 13:35:04 +0200282 BL2_SOURCES += ${MEASURED_BOOT_SOURCES} \
Tamas Ban6cb5d322022-09-16 16:26:15 +0200283 plat/arm/board/tc/tc_common_measured_boot.c \
284 plat/arm/board/tc/tc_bl2_measured_boot.c \
Tamas Bane7f11812023-06-07 13:35:04 +0200285 lib/psa/measured_boot.c
286 endif
Tamas Ban6cb5d322022-09-16 16:26:15 +0200287endif
288
David Vincze7be391d2024-01-04 18:37:12 +0100289ifeq (${TRNG_SUPPORT},1)
290 BL31_SOURCES += plat/arm/board/tc/tc_trng.c
291endif
292
laurenw-arm6fbe11c2023-05-04 14:55:37 -0500293ifneq (${PLATFORM_TEST},)
laurenw-armc5ce48f2023-07-17 12:32:46 -0500294 # Add this include as first, before arm_common.mk. This is necessary
295 # because arm_common.mk builds Mbed TLS, and platform_test.mk can
296 # change the list of Mbed TLS files that are to be compiled
297 # (LIBMBEDTLS_SRCS).
298 include plat/arm/board/tc/platform_test.mk
laurenw-arm1b076112023-02-07 13:40:05 -0600299endif
300
Mate Toth-Pal25dd2172022-10-21 14:24:49 +0200301
Usama Arif6ec0c652021-04-09 17:07:41 +0100302include plat/arm/common/arm_common.mk
303include plat/arm/css/common/css_common.mk
Usama Arif6ec0c652021-04-09 17:07:41 +0100304include plat/arm/board/common/board_common.mk