TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / sandbox / pfalcon / trusted-firmware-a / f06890ea89f6c20f5d4619ba3d108c43d5d89b18 / include / lib / cpus
  1. f06890e Refactor AMU support for Cortex A75 by Dimitris Papastamos · 7 years ago
  2. a2e702a Factor out CPU AMU helpers by Dimitris Papastamos · 7 years ago
  3. d95eb47 Merge pull request #1228 from dp-arm/dp/cve_2017_5715 by davidcunado-arm · 8 years ago
  4. 0d3a27e Merge pull request #1200 from robertovargas-arm/bl2-el3 by davidcunado-arm · 8 years ago
  5. e4b34ef Workaround for CVE-2017-5715 for Cortex A9, A15 and A17 by Dimitris Papastamos · 8 years ago
  6. b1d27b4 bl2-el3: Add BL2_EL3 image by Roberto Vargas · 8 years ago
  7. 53bfb94 Add hooks to save/restore AMU context for Cortex A75 by Dimitris Papastamos · 8 years ago
  8. 0319a97 Implement support for the Activity Monitor Unit on Cortex A75 by Dimitris Papastamos · 8 years ago
  9. 1ca8d02 ARMv7: introduce Cortex-A12 by Etienne Carriere · 8 years ago
  10. 778e411 ARMv7: introduce Cortex-A17 by Etienne Carriere · 8 years ago
  11. 6ff43c2 ARMv7: introduce Cortex-A7 by Etienne Carriere · 8 years ago
  12. d56a846 ARMv7: introduce Cortex-A5 by Etienne Carriere · 8 years ago
  13. e3148c2 ARMv7: introduce Cortex-A9 by Etienne Carriere · 8 years ago
  14. 10922e7 ARMv7: introduce Cortex-A15 by Etienne Carriere · 8 years ago
  15. 6de9b33 Cortex-A72: Implement workaround for erratum 859971 by Eleanor Bonnici · 8 years ago
  16. 45b52c2 Cortex-A57: Implement workaround for erratum 859972 by Eleanor Bonnici · 8 years ago
  17. 80bcf98 CPU: Correct names of implementation-defined aux regs by Eleanor Bonnici · 8 years ago
  18. e4e6c4b CPU: Make shifted constants unsigned by Eleanor Bonnici · 8 years ago
  19. f9688f2 aarch32: Fix L2CTRL definition for Cortex A57 and A72 by Dimitris Papastamos · 8 years ago
  20. 3749d85 aarch32: Implement errata workarounds for Cortex A53 by Dimitris Papastamos · 8 years ago
  21. 030567e include: add U()/ULL() macros for constants by Varun Wadekar · 8 years ago
  22. fb7d32e Unique names for defines in the CPU libraries by Varun Wadekar · 8 years ago
  23. d40ab48 Add support for Cortex-A75 and Cortex-A55 CPUs by David Wang · 9 years ago
  24. cfac68a Cortex-A53: add some bit definitions by Haojian Zhuang · 8 years ago
  25. 82cb2c1 Use SPDX license identifiers by dp-arm · 8 years ago
  26. 0f22bef Merge branch 'integration' into tf_issue_461 by Scott Branden · 8 years ago
  27. 53d9c9c Move defines in utils.h to utils_def.h to fix shared header compile issues by Scott Branden · 8 years ago
  28. dc78758 AArch32: Add support for ARM Cortex-A53/57/72 MPCore Processor by Yatharth Kochar · 9 years ago
  29. b75dc0e Add workaround for ARM Cortex-A53 erratum 855873 by Andre Przywara · 9 years ago
  30. 018b848 Tegra: enable ECC/Parity protection for Cortex-A57 CPUs by Varun Wadekar · 9 years ago
  31. 9f1c5dd cpus: denver: disable DCO operations from platform code by Varun Wadekar · 9 years ago
  32. e956e22 cpus: Add support for all Denver variants by Varun Wadekar · 10 years ago
  33. 10bcd76 Report errata workaround status to console by Jeenu Viswambharan · 9 years ago
  34. 3d8256b Use #ifdef for IMAGE_BL* instead of #if by Masahiro Yamada · 9 years ago
  35. 5dd9dbb Add provision to extend CPU operations at more levels by Jeenu Viswambharan · 9 years ago
  36. 03a3042 AArch32: Add support for ARM Cortex-A32 MPCore Processor by Yatharth Kochar · 9 years ago
  37. 1a0a3f0 AArch32: Common changes needed for BL1/BL2 by Yatharth Kochar · 9 years ago
  38. e33b78a AArch32: Add support in TF libraries by Soby Mathew · 9 years ago
  39. 84629f2 bl31: Add error reporting registers by Naga Sureshkumar Relli · 9 years ago
  40. 2460ac1 Add support for ARM Cortex-A73 MPCore Processor by Yatharth Kochar · 9 years ago
  41. adeecf9 Add support for Cortex-A57 erratum 833471 workaround by Sandrine Bailleux · 9 years ago
  42. 0728886 Add support for Cortex-A57 erratum 826977 workaround by Sandrine Bailleux · 9 years ago
  43. 0b77197 Add support for Cortex-A57 erratum 829520 workaround by Sandrine Bailleux · 9 years ago
  44. a8b1c76 Add support for Cortex-A57 erratum 828024 workaround by Sandrine Bailleux · 9 years ago
  45. df22d60 Add support for Cortex-A57 erratum 826974 workaround by Sandrine Bailleux · 9 years ago
  46. 54035fc Disable non-temporal hint on Cortex-A53/57 by Sandrine Bailleux · 10 years ago
  47. 820756e Add support for ARM Cortex-A35 processor by Sandrine Bailleux · 10 years ago
  48. d178637 Remove dashes from image names: 'BL3-x' --> 'BL3x' by Juan Castillo · 10 years ago
  49. 1dbe315 Juno R2: Configure the correct L2 RAM latency values by Sandrine Bailleux · 10 years ago
  50. e0d913c Add macros for retention control in Cortex-A53/A57 by Varun Wadekar · 10 years ago
  51. 6b0d97b cortex_a53: Add A53 errata #826319, #836870 by Jimmy Huang · 10 years ago
  52. 3a8c55f Add "Project Denver" CPU support by Varun Wadekar · 10 years ago
  53. e2bf57f Add header guards to asm macro files by Dan Handley · 10 years ago
  54. 1ba93ae Add support for ARM Cortex-A72 processor by Vikram Kanigiri · 10 years ago
  55. 79a97b2 Call reset handlers upon BL3-1 entry. by Yatharth Kochar · 11 years ago
  56. 01b916b Juno: Implement initial platform port by Sandrine Bailleux · 11 years ago
  57. d9bdaf2 Add support for selected Cortex-A57 errata workarounds by Soby Mathew · 11 years ago
  58. d3f70af Add CPU specific crash reporting handlers by Soby Mathew · 11 years ago
  59. add4035 Add CPU specific power management operations by Soby Mathew · 11 years ago