TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / sandbox / pfalcon / trusted-firmware-a / 4c700c1563aff7b51df95f17e952e050b9b4e37f / lib / cpus / aarch32 / cpu_helpers.S
  1. 4c700c1 chore: update to use Arm word across TF-A by Govindraj Raja · 2 years ago
  2. dd9fae1 refactor(cpus): convert print_errata_status to C by Boyan Karatotev · 2 years, 6 months ago
  3. 007433d refactor(cpus): move cpu_ops field defines to a header by Boyan Karatotev · 2 years, 6 months ago
  4. 42d4d3b refactor(build): distinguish BL2 as TF-A entry point and BL2 running at EL3 by Arvind Ram Prakash · 2 years, 9 months ago
  5. e3b9cc1 lib: cpus: aarch32: sanity check pointers before use by Yann Gautier · 4 years, 5 months ago
  6. c6c10b0 Fixup register handling in aarch32 reset_handler by Heiko Stuebner · 6 years ago
  7. c2ad38c Tegra: Support for scatterfile for the BL31 image by Varun Wadekar · 7 years ago
  8. 09d40e0 Sanitise includes across codebase by Antonio Nino Diaz · 7 years ago
  9. 7af7038 Fixup AArch32 errata printing framework by Soby Mathew · 7 years ago
  10. b1d27b4 bl2-el3: Add BL2_EL3 image by Roberto Vargas · 8 years ago
  11. 56e0499 aarch32: Implement cpu_rev_var_hs() by Dimitris Papastamos · 8 years ago
  12. 82cb2c1 Use SPDX license identifiers by dp-arm · 8 years ago
  13. 044bb2f Remove build option `ASM_ASSERTION` by Antonio Nino Diaz · 8 years ago
  14. 355a5d0 Replace ASM signed tests with unsigned by Douglas Raillard · 8 years ago
  15. 10bcd76 Report errata workaround status to console by Jeenu Viswambharan · 9 years ago
  16. 3d8256b Use #ifdef for IMAGE_BL* instead of #if by Masahiro Yamada · 9 years ago
  17. 5dd9dbb Add provision to extend CPU operations at more levels by Jeenu Viswambharan · 9 years ago
  18. 9f3ee61 AArch32: Fix the stack alignment issue by Soby Mathew · 9 years ago
  19. 1a0a3f0 AArch32: Common changes needed for BL1/BL2 by Yatharth Kochar · 9 years ago
  20. e33b78a AArch32: Add support in TF libraries by Soby Mathew · 9 years ago