TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / sandbox / pfalcon / trusted-firmware-a / 4c700c1563aff7b51df95f17e952e050b9b4e37f / lib / cpus / aarch32
  1. 4c700c1 chore: update to use Arm word across TF-A by Govindraj Raja · 2 years ago
  2. bfd8560 Merge changes from topic "sm/errata_refactor" into integration by Bipin Ravi · 2 years ago
  3. cbc8cae refactor(cpus): convert Cortex-A15 to use the errata framework by Sona Mathew · 2 years, 1 month ago
  4. aff3fa2 refactor(cpus): convert the Cortex-A5 to use the errata framework by Boyan Karatotev · 2 years, 4 months ago
  5. 62e84c8 refactor(cpus): use cpu errata wrappers Cortex-A12 aarch32 cpu by Govindraj Raja · 2 years, 2 months ago
  6. 3ca54cb refactor(cpus): use cpu errata wrappers Cortex-A7 and A9 aarch32 cpus by Govindraj Raja · 2 years, 3 months ago
  7. af70470 fix(cpus): fix minor issue seen with a9 cpu by Govindraj Raja · 2 years, 1 month ago
  8. e070ead Merge changes from topic "hm/errata-fw" into integration by Bipin Ravi · 2 years ago
  9. 97b12ae refactor(cpus): add Cortex-A53 errata framework information by Jayanth Dodderi Chidanand · 2 years, 4 months ago
  10. f3965b6 refactor(cpus): add Cortex-A17 errata framework information by Harrison Mutai · 2 years, 2 months ago
  11. bcb3ea9 fix(fvp): resolve broken workaround reference by Harrison Mutai · 2 years, 2 months ago
  12. f337f39 refactor(cpus): add Cortex-A72 errata information by Maksims Svecovs · 2 years, 4 months ago
  13. 0452359 refactor(cpus): add Cortex-A32 errata framework information by Kathleen Capella · 2 years, 2 months ago
  14. dd9fae1 refactor(cpus): convert print_errata_status to C by Boyan Karatotev · 2 years, 6 months ago
  15. 007433d refactor(cpus): move cpu_ops field defines to a header by Boyan Karatotev · 2 years, 6 months ago
  16. 42d4d3b refactor(build): distinguish BL2 as TF-A entry point and BL2 running at EL3 by Arvind Ram Prakash · 2 years, 9 months ago
  17. 2e5d7a4 fix(security): report CVE 2022 23960 missing for aarch32 A57 and A72 by John Powell · 3 years, 4 months ago
  18. 187a617 fix(security): update Cortex-A15 CPU lib files for CVE-2022-23960 by John Powell · 3 years, 4 months ago
  19. e3b9cc1 lib: cpus: aarch32: sanity check pointers before use by Yann Gautier · 4 years, 5 months ago
  20. dd4cf2c Cortex A9:errata 794073 workaround by Joel Hutton · 6 years ago
  21. be10dcd Cortex-A17: Implement workaround for errata 852423 by Ambroise Vincent · 6 years ago
  22. 0b64c19 Cortex-A17: Implement workaround for errata 852421 by Ambroise Vincent · 6 years ago
  23. 5f2c690 Cortex-A15: Implement workaround for errata 827671 by Ambroise Vincent · 6 years ago
  24. 75a1ada Cortex-A15: Implement workaround for errata 816470 by Ambroise Vincent · 6 years ago
  25. c6c10b0 Fixup register handling in aarch32 reset_handler by Heiko Stuebner · 6 years ago
  26. a4acc7f Merge pull request #1751 from vwadekar/tegra-scatter-file-support by Antonio Niño Díaz · 6 years ago
  27. bd39370 Cortex-A53: Workarounds for 819472, 824069 and 827319 by Ambroise Vincent · 6 years ago
  28. 5bd2c24 Cortex-A57: Implement workaround for erratum 817169 by Ambroise Vincent · 6 years ago
  29. 0f6fbbd Cortex-A57: Implement workaround for erratum 814670 by Ambroise Vincent · 6 years ago
  30. c2ad38c Tegra: Support for scatterfile for the BL31 image by Varun Wadekar · 7 years ago
  31. 09d40e0 Sanitise includes across codebase by Antonio Nino Diaz · 7 years ago
  32. 12af5ed Make errata reporting mandatory for CPU files by Soby Mathew · 7 years ago
  33. e086570 aarch32: Implement static workaround for CVE-2018-3639 by Dimitris Papastamos · 7 years ago
  34. 7af7038 Fixup AArch32 errata printing framework by Soby Mathew · 7 years ago
  35. d95eb47 Merge pull request #1228 from dp-arm/dp/cve_2017_5715 by davidcunado-arm · 8 years ago
  36. c1edcd9 Merge pull request #1229 from manojkumar-arm/manojkumar-arm/ca72-aarch32-reset-fix by davidcunado-arm · 8 years ago
  37. 2dc80e4 lib/cpus: fix branching in reset function for cortex-a72 AARCH32 mode by Manoj Kumar · 8 years ago
  38. e4b34ef Workaround for CVE-2017-5715 for Cortex A9, A15 and A17 by Dimitris Papastamos · 8 years ago
  39. b1d27b4 bl2-el3: Add BL2_EL3 image by Roberto Vargas · 8 years ago
  40. a852ec4 Merge pull request #1168 from matt2048/master by davidcunado-arm · 8 years ago
  41. 5f70d8d Replace macro ASM_ASSERTION with macro ENABLE_ASSERTIONS by Matt Ma · 8 years ago
  42. 1ca8d02 ARMv7: introduce Cortex-A12 by Etienne Carriere · 8 years ago
  43. 778e411 ARMv7: introduce Cortex-A17 by Etienne Carriere · 8 years ago
  44. 6ff43c2 ARMv7: introduce Cortex-A7 by Etienne Carriere · 8 years ago
  45. d56a846 ARMv7: introduce Cortex-A5 by Etienne Carriere · 8 years ago
  46. e3148c2 ARMv7: introduce Cortex-A9 by Etienne Carriere · 8 years ago
  47. 10922e7 ARMv7: introduce Cortex-A15 by Etienne Carriere · 8 years ago
  48. 6de9b33 Cortex-A72: Implement workaround for erratum 859971 by Eleanor Bonnici · 8 years ago
  49. 45b52c2 Cortex-A57: Implement workaround for erratum 859972 by Eleanor Bonnici · 8 years ago
  50. 80bcf98 CPU: Correct names of implementation-defined aux regs by Eleanor Bonnici · 8 years ago
  51. 94f7d1e aarch32: Implement errata workarounds for Cortex A57 by Dimitris Papastamos · 8 years ago
  52. 3749d85 aarch32: Implement errata workarounds for Cortex A53 by Dimitris Papastamos · 8 years ago
  53. 56e0499 aarch32: Implement cpu_rev_var_hs() by Dimitris Papastamos · 8 years ago
  54. fb7d32e Unique names for defines in the CPU libraries by Varun Wadekar · 8 years ago
  55. 82cb2c1 Use SPDX license identifiers by dp-arm · 8 years ago
  56. 484acce Merge pull request #910 from dp-arm/dp/AArch32-juno-port by davidcunado-arm · 8 years ago
  57. dc78758 AArch32: Add support for ARM Cortex-A53/57/72 MPCore Processor by Yatharth Kochar · 9 years ago
  58. 044bb2f Remove build option `ASM_ASSERTION` by Antonio Nino Diaz · 8 years ago
  59. 355a5d0 Replace ASM signed tests with unsigned by Douglas Raillard · 8 years ago
  60. 10bcd76 Report errata workaround status to console by Jeenu Viswambharan · 9 years ago
  61. 3d8256b Use #ifdef for IMAGE_BL* instead of #if by Masahiro Yamada · 9 years ago
  62. 5dd9dbb Add provision to extend CPU operations at more levels by Jeenu Viswambharan · 9 years ago
  63. 9f3ee61 AArch32: Fix the stack alignment issue by Soby Mathew · 9 years ago
  64. 03a3042 AArch32: Add support for ARM Cortex-A32 MPCore Processor by Yatharth Kochar · 9 years ago
  65. 1a0a3f0 AArch32: Common changes needed for BL1/BL2 by Yatharth Kochar · 9 years ago
  66. e33b78a AArch32: Add support in TF libraries by Soby Mathew · 9 years ago