TrustedFirmware Git Browser
Code Review
Sign In
review.trustedfirmware.org
/
sandbox
/
arthur
/
trustedfirmware-a
/
52010cc779a59f2bc8a23fa5754630a6e63119a4
/
bl31
/
aarch64
/
bl31_entrypoint.S
52010cc
Rationalize reset handling code
by Sandrine Bailleux
· 10 years ago
8b77962
Add support to indicate size and end of assembly functions
by Kévin Petit
· 10 years ago
12e7c4a
Initialise cpu ops after enabling data cache
by Vikram Kanigiri
· 11 years ago
79a97b2
Call reset handlers upon BL3-1 entry.
by Yatharth Kochar
· 11 years ago
ab8707e
Remove coherent memory from the BL memory maps
by Soby Mathew
· 11 years ago
4480425
Miscellaneous documentation fixes
by Sandrine Bailleux
· 11 years ago
add4035
Add CPU specific power management operations
by Soby Mathew
· 11 years ago
9b47684
Introduce framework for CPU specific operations
by Soby Mathew
· 11 years ago
0c8d4fe
Unmask SError interrupt and clear SCR_EL3.EA bit
by Achin Gupta
· 11 years ago
53fdceb
Call platform_is_primary_cpu() only from reset handler
by Juan Castillo
· 11 years ago
6397bf6
Merge pull request #172 from soby-mathew/sm/asm_assert
by danh-arm
· 11 years ago
626ed51
Rework the crash reporting in BL3-1 to use less stack
by Soby Mathew
· 11 years ago
ec3c100
Simplify management of SCTLR_EL3 and SCTLR_EL1
by Achin Gupta
· 11 years ago
754a2b7
Remove coherent stack usage from the cold boot path
by Achin Gupta
· 11 years ago
dac1235
Merge pull request #151 from vikramkanigiri/vk/t133-code-readability
by Andrew Thoelke
· 11 years ago
03396c4
Simplify entry point information generation code on FVP
by Vikram Kanigiri
· 11 years ago
ee94cc6
Remove early_exceptions from BL3-1
by Andrew Thoelke
· 11 years ago
5e91007
Per-cpu data cache restructuring
by Andrew Thoelke
· 11 years ago
dce74b8
Introduce interrupt handling framework in BL3-1
by Achin Gupta
· 11 years ago
dbad1ba
Add support for BL3-1 as a reset vector
by Vikram Kanigiri
· 11 years ago
4112bfa
Populate BL31 input parameters as per new spec
by Vikram Kanigiri
· 11 years ago
29fb905
Rework handover interface between BL stages
by Vikram Kanigiri
· 11 years ago
401607c
Merge pull request #63 from soby-mathew/sm/save_callee_saved_registers_in_cpu_context-1
by danh-arm
· 11 years ago
c3260f9
Preserve x19-x29 across world switch for exception handling
by Soby Mathew
· 11 years ago
7935d0a
Access system registers directly in assembler
by Andrew Thoelke
· 11 years ago
8cec598
Correct usage of data and instruction barriers
by Andrew Thoelke
· 11 years ago
97043ac
Reduce deep nesting of header files
by Dan Handley
· 11 years ago
35e98e5
Make use of user/system includes more consistent
by Dan Handley
· 11 years ago
0a30cf5
Place assembler functions in separate sections
by Andrew Thoelke
· 11 years ago
35ca351
Add support for BL3-2 in BL3-1
by Achin Gupta
· 11 years ago
e4d084e
Rework BL2 to BL3-1 hand over interface
by Achin Gupta
· 11 years ago
caa8493
Add support for handling runtime service requests
by Jeenu Viswambharan
· 12 years ago
b739f22
Setup VBAR_EL3 incrementally
by Achin Gupta
· 12 years ago
3a4cae0
Change comments in assembler files to help ctags
by Jeenu Viswambharan
· 12 years ago
4f60368
Do not trap access to floating point registers
by Harry Liebel
· 12 years ago
e83b0ca
Update year in copyright text to 2014
by Dan Handley
· 12 years ago
93ca221
Make BL31's ns_entry_info a single-cpu area
by Sandrine Bailleux
· 12 years ago
ba6980a
Move RUN_IMAGE constant from bl1.h to bl_common.h
by Sandrine Bailleux
· 12 years ago
ab2d31e
Enable third party contributions
by Dan Handley
· 12 years ago
65f546a
Properly initialise the C runtime environment
by Sandrine Bailleux
· 12 years ago
8d69a03
Various improvements/cleanups on the linker scripts
by Sandrine Bailleux
· 12 years ago
c10bd2c
Move generic architectural setup out of blx_plat_arch_setup().
by Sandrine Bailleux
· 12 years ago
4f6ad66
ARMv8 Trusted Firmware release v0.2
by Achin Gupta
· 12 years ago
v0.2