TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / mirror / ARM-software / CMSIS_5 / b6bdb2ce6bbd7d54886ea8b6352f08168483a6a7 / . / ARM.CMSIS.pdsc
blob: 62efaf8755ac1210b0650f8202ffa8d8a2cb3afc [file] [log] [blame]
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1<?xml version="1.0" encoding="UTF-8"?>
2
3<package schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="PACK.xsd">
4 <name>CMSIS</name>
5 <description>CMSIS (Cortex Microcontroller Software Interface Standard)</description>
6 <vendor>ARM</vendor>
Joachim Krecha33860c2016-11-09 22:25:55 +0100[diff] [blame]7 <!-- <license>license.txt</license> -->
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]8 <url>http://www.keil.com/pack/</url>
9
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]10 <releases>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]11 <release version="5.0.2-dev1">
12 CMSIS CORE_A:
13 - Added Cortex-A core support, ARMCC specific:
14 - Core specific register definitions
15 - Generic Interrupt Controller functions
16 - Generic Timer functions
17 - L1 and L2 Cache functions
18 - MMU functions
19 - Added ARMCA7 and ARMCA9 devices
20 - Added Startup, System and MMU configuration files
21 </release>
Martin Güntherc5e87e52017-02-13 16:03:07 +0100[diff] [blame]22 <release version="5.0.2-dev0">
23 CMSIS-Core: 5.0.2 (see revision history for details)
24 - Added macros __UNALIGNED_UINT16_READ, __UNALIGNED_UINT16_WRITE
25 - Added macros __UNALIGNED_UINT32_READ, __UNALIGNED_UINT32_WRITE
26 - Set macro __UNALIGNED_UINT32 to deprecated
27 </release>
Joachim Krech3ef97132017-02-03 15:09:58 +0100[diff] [blame]28 <release version="5.0.1" date="2017-02-03">
29 Package Description:
30 - added taxonomy for Cclass RTOS
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]31 CMSIS-RTOS2:
Joachim Krech3ef97132017-02-03 15:09:58 +0100[diff] [blame]32 - API 2.1 (see revision history for details)
33 - RTX 5.1.0 (see revision history for details)
34 CMSIS-Core: 5.0.1 (see revision history for details)
35 - Added __PACKED_STRUCT macro
36 - Added uVisior support
37 - Updated cmsis_armcc.h: corrected macro __ARM_ARCH_6M__
38 - Updated template for secure main function (main_s.c)
39 - Updated template for Context Management for ARMv8-M TrustZone (tz_context.c)
40 CMSIS-DSP: 1.5.1 (see revision history for details)
41 - added ARMv8M DSP libraries.
42 CMSIS-PACK:1.4.9 (see revision history for details)
43 - added Pack Index File specification and schema file
Martin Güntherd1060532016-11-15 09:43:43 +0100[diff] [blame]44 </release>
Joachim Krechc45bb4a2016-11-11 11:01:22 +0100[diff] [blame]45 <release version="5.0.0" date="2016-11-11">
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]46 Changed open source license to Apache 2.0
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]47 CMSIS_Core:
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]48 - Added support for Cortex-M23 and Cortex-M33.
49 - Added ARMv8-M device configurations for mainline and baseline.
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]50 - Added CMSE support and thread context management for TrustZone for ARMv8-M
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]51 - Added cmsis_compiler.h to unify compiler behaviour.
52 - Updated function SCB_EnableICache (for Cortex-M7).
53 - Added functions: NVIC_GetEnableIRQ, SCB_GetFPUType
54 CMSIS-RTOS:
55 - bug fix in RTX 4.82 (see revision history for details)
56 CMSIS-RTOS2:
57 - new API including compatibility layer to CMSIS-RTOS
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]58 - reference implementation based on RTX5
59 - supports all Cortex-M variants including TrustZone for ARMv8-M
ReinhardKeil0d399052016-10-21 13:40:52 +0200[diff] [blame]60 CMSIS-SVD:
61 - reworked SVD format documentation
Joachim Krech655f7242016-09-29 15:49:24 +0200[diff] [blame]62 - removed SVD file database documentation as SVD files are distributed in packs
63 - updated SVDConv for Win32 and Linux
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]64 CMSIS-DSP:
Martin Günther29502d72016-06-16 14:48:33 +0200[diff] [blame]65 - Moved DSP libraries from CMSIS/DSP/Lib to CMSIS/Lib.
66 - Added DSP libraries build projects to CMSIS pack.
Martin Günther10babd82016-06-14 14:10:36 +0200[diff] [blame]67 </release>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]68 <release version="4.5.0" date="2015-10-28">
69 - CMSIS-Core 4.30.0 (see revision history for details)
70 - CMSIS-DAP 1.1.0 (unchanged)
71 - CMSIS-Driver 2.04.0 (see revision history for details)
72 - CMSIS-DSP 1.4.7 (no source code change [still labeled 1.4.5], see revision history for details)
73 - CMSIS-PACK 1.4.1 (see revision history for details)
74 - CMSIS-RTOS 4.80.0 Restored time delay parameter 'millisec' old behavior (prior V4.79) for software compatibility. (see revision history for details)
75 - CMSIS-SVD 1.3.1 (see revision history for details)
76 </release>
77 <release version="4.4.0" date="2015-09-11">
78 - CMSIS-Core 4.20 (see revision history for details)
79 - CMSIS-DSP 1.4.6 (no source code change [still labeled 1.4.5], see revision history for details)
80 - CMSIS-PACK 1.4.0 (adding memory attributes, algorithm style)
81 - CMSIS-Driver 2.03.0 (adding CAN [Controller Area Network] API)
82 - CMSIS-RTOS
83 -- API 1.02 (unchanged)
84 -- RTX 4.79 (see revision history for details)
85 - CMSIS-SVD 1.3.0 (see revision history for details)
86 - CMSIS-DAP 1.1.0 (extended with SWO support)
87 </release>
88 <release version="4.3.0" date="2015-03-20">
89 - CMSIS-Core 4.10 (Cortex-M7 extended Cache Maintenance functions)
90 - CMSIS-DSP 1.4.5 (see revision history for details)
91 - CMSIS-Driver 2.02 (adding SAI (Serial Audio Interface) API)
92 - CMSIS-PACK 1.3.3 (Semantic Versioning, Generator extensions)
93 - CMSIS-RTOS
94 -- API 1.02 (unchanged)
95 -- RTX 4.78 (see revision history for details)
96 - CMSIS-SVD 1.2 (unchanged)
97 </release>
98 <release version="4.2.0" date="2014-09-24">
99 Adding Cortex-M7 support
100 - CMSIS-Core 4.00 (Cortex-M7 support, corrected C++ include guards in core header files)
101 - CMSIS-DSP 1.4.4 (Cortex-M7 support and corrected out of bound issues)
102 - CMSIS-PACK 1.3.1 (Cortex-M7 updates, clarification, corrected batch files in Tutorial)
103 - CMSIS-SVD 1.2 (Cortex-M7 extensions)
104 - CMSIS-RTOS RTX 4.75 (see revision history for details)
105 </release>
106 <release version="4.1.1" date="2014-06-30">
107 - fixed conditions preventing the inclusion of the DSP library in projects for Infineon XMC4000 series devices
108 </release>
109 <release version="4.1.0" date="2014-06-12">
110 - CMSIS-Driver 2.02 (incompatible update)
111 - CMSIS-Pack 1.3 (see revision history for details)
112 - CMSIS-DSP 1.4.2 (unchanged)
113 - CMSIS-Core 3.30 (unchanged)
114 - CMSIS-RTOS RTX 4.74 (unchanged)
115 - CMSIS-RTOS API 1.02 (unchanged)
116 - CMSIS-SVD 1.10 (unchanged)
117 PACK:
118 - removed G++ specific files from PACK
119 - added Component Startup variant "C Startup"
120 - added Pack Checking Utility
121 - updated conditions to reflect tool-chain dependency
122 - added Taxonomy for Graphics
123 - updated Taxonomy for unified drivers from "Drivers" to "CMSIS Drivers"
124 </release>
125 <release version="4.0.0">
126 - CMSIS-Driver 2.00 Preliminary (incompatible update)
127 - CMSIS-Pack 1.1 Preliminary
128 - CMSIS-DSP 1.4.2 (see revision history for details)
129 - CMSIS-Core 3.30 (see revision history for details)
130 - CMSIS-RTOS RTX 4.74 (see revision history for details)
131 - CMSIS-RTOS API 1.02 (unchanged)
132 - CMSIS-SVD 1.10 (unchanged)
133 </release>
134 <release version="3.20.4">
135 - CMSIS-RTOS 4.74 (see revision history for details)
136 - PACK Extensions (Boards, Device Features, Flash Programming, Generators, Configuration Wizard). Schema version 1.1.
137 </release>
138 <release version="3.20.3">
139 - CMSIS-Driver API Version 1.10 ARM prefix added (incompatible change)
140 - CMSIS-RTOS 4.73 (see revision history for details)
141 </release>
142 <release version="3.20.2">
143 - CMSIS-Pack documentation has been added
144 - CMSIS-Drivers header and documentation have been added to PACK
145 - CMSIS-CORE, CMSIS-DSP, CMSIS-RTOS API and CMSIS-SVD remain unchanged
146 </release>
147 <release version="3.20.1">
148 - CMSIS-RTOS Keil RTX V4.72 has been added to PACK
149 - CMSIS-CORE, CMSIS-DSP, CMSIS-RTOS API and CMSIS-SVD remain unchanged
150 </release>
151 <release version="3.20.0">
152 The software portions that are deployed in the application program are now under a BSD license which allows usage
153 of CMSIS components in any commercial or open source projects. The Pack Description file Arm.CMSIS.pdsc describes the use cases
154 The individual components have been update as listed below:
155 - CMSIS-CORE adds functions for setting breakpoints, supports the latest GCC Compiler, and contains several corrections.
156 - CMSIS-DSP library is optimized for more performance and contains several bug fixes.
157 - CMSIS-RTOS API is extended with capabilities for short timeouts, Kernel initialization, and prepared for a C++ interface.
158 - CMSIS-SVD is unchanged.
159 </release>
160 </releases>
161
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]162 <taxonomy>
163 <description Cclass="Board Support">Generic Interfaces for Evaluation and Development Boards</description>
164 <description Cclass="CMSIS" doc="CMSIS/Documentation/General/html/index.html">Cortex Microcontroller Software Interface Components</description>
165 <description Cclass="Device" doc="CMSIS/Documentation/Core/html/index.html">Startup, System Setup</description>
166 <description Cclass="CMSIS Driver" doc="CMSIS/Documentation/Driver/html/index.html">Unified Device Drivers compliant to CMSIS-Driver Specifications</description>
167 <description Cclass="File System">File Drive Support and File System</description>
168 <description Cclass="Graphics">Graphical User Interface</description>
169 <description Cclass="Network">Network Stack using Internet Protocols</description>
170 <description Cclass="USB">Universal Serial Bus Stack</description>
Joachim Krech2384b8a2017-02-02 15:58:30 +0100[diff] [blame]171 <description Cclass="Compiler">Compiler Software Extensions</description>
Joachim Krech62838c82017-02-02 15:54:57 +0100[diff] [blame]172 <description Cclass="RTOS">Real-time Operating System</description>
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]173 </taxonomy>
174
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]175 <devices>
176 <!-- ****************************** Cortex-M0 ****************************** -->
177 <family Dfamily="ARM Cortex M0" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]178 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0497a/index.html" title="Cortex-M0 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]179 <description>
180The Cortex-M0 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
181- simple, easy-to-use programmers model
182- highly efficient ultra-low power operation
183- excellent code density
184- deterministic, high-performance interrupt handling
185- upward compatibility with the rest of the Cortex-M processor family.
186 </description>
187 <debug svd="Device/ARM/SVD/ARMCM0.svd"/>
188 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
189 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
190 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
191
192 <device Dname="ARMCM0">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]193 <processor Dcore="Cortex-M0" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]194 <compile header="Device/ARM/ARMCM0/Include/ARMCM0.h" define="ARMCM0"/>
195 </device>
196 </family>
197
198 <!-- ****************************** Cortex-M0P ****************************** -->
199 <family Dfamily="ARM Cortex M0 plus" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]200 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0662b/index.html" title="Cortex-M0+ Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]201 <description>
202The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
203- simple, easy-to-use programmers model
204- highly efficient ultra-low power operation
205- excellent code density
206- deterministic, high-performance interrupt handling
207- upward compatibility with the rest of the Cortex-M processor family.
208 </description>
209 <debug svd="Device/ARM/SVD/ARMCM0P.svd"/>
210 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
211 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
212 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
213
214 <device Dname="ARMCM0P">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]215 <processor Dcore="Cortex-M0+" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]216 <compile header="Device/ARM/ARMCM0plus/Include/ARMCM0plus.h" define="ARMCM0P"/>
217 </device>
218 </family>
219
220 <!-- ****************************** Cortex-M3 ****************************** -->
221 <family Dfamily="ARM Cortex M3" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]222 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0552a/index.html" title="Cortex-M3 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]223 <description>
224The Cortex-M3 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
225- simple, easy-to-use programmers model
226- highly efficient ultra-low power operation
227- excellent code density
228- deterministic, high-performance interrupt handling
229- upward compatibility with the rest of the Cortex-M processor family.
230 </description>
231 <debug svd="Device/ARM/SVD/ARMCM3.svd"/>
232 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
233 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
234 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
235
236 <device Dname="ARMCM3">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]237 <processor Dcore="Cortex-M3" DcoreVersion="r2p1" Dfpu="NO_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]238 <compile header="Device/ARM/ARMCM3/Include/ARMCM3.h" define="ARMCM3"/>
239 </device>
240 </family>
241
242 <!-- ****************************** Cortex-M4 ****************************** -->
243 <family Dfamily="ARM Cortex M4" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]244 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/index.html" title="Cortex-M4 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]245 <description>
246The Cortex-M4 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
247- simple, easy-to-use programmers model
248- highly efficient ultra-low power operation
249- excellent code density
250- deterministic, high-performance interrupt handling
251- upward compatibility with the rest of the Cortex-M processor family.
252 </description>
253 <debug svd="Device/ARM/SVD/ARMCM4.svd"/>
254 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
255 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
256 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
257
258 <device Dname="ARMCM4">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]259 <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]260 <compile header="Device/ARM/ARMCM4/Include/ARMCM4.h" define="ARMCM4"/>
261 </device>
262
263 <device Dname="ARMCM4_FP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]264 <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dfpu="SP_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]265 <compile header="Device/ARM/ARMCM4/Include/ARMCM4_FP.h" define="ARMCM4_FP"/>
266 </device>
267 </family>
268
269 <!-- ****************************** Cortex-M7 ****************************** -->
270 <family Dfamily="ARM Cortex M7" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]271 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0646b/index.html" title="Cortex-M7 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]272 <description>
Martin Güntheraa246272016-11-15 16:01:05 +0100[diff] [blame]273The Cortex-M7 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]274- simple, easy-to-use programmers model
275- highly efficient ultra-low power operation
276- excellent code density
277- deterministic, high-performance interrupt handling
278- upward compatibility with the rest of the Cortex-M processor family.
279 </description>
280 <debug svd="Device/ARM/SVD/ARMCM7.svd"/>
281 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
282 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
283 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
284
285 <device Dname="ARMCM7">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]286 <processor Dcore="Cortex-M7" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]287 <compile header="Device/ARM/ARMCM7/Include/ARMCM7.h" define="ARMCM7"/>
288 </device>
289
290 <device Dname="ARMCM7_SP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]291 <processor Dcore="Cortex-M7" DcoreVersion="r0p0" Dfpu="SP_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]292 <compile header="Device/ARM/ARMCM7/Include/ARMCM7_SP.h" define="ARMCM7_SP"/>
293 </device>
294
295 <device Dname="ARMCM7_DP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]296 <processor Dcore="Cortex-M7" DcoreVersion="r0p0" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]297 <compile header="Device/ARM/ARMCM7/Include/ARMCM7_DP.h" define="ARMCM7_DP"/>
298 </device>
299 </family>
300
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]301 <!-- ****************************** Cortex-M23 ********************** -->
302 <family Dfamily="ARM Cortex M23" Dvendor="ARM:82">
303 <!--book name="Device/ARM/Documents/??_dgug.pdf" title="?? Device Generic Users Guide"/-->
304 <description>
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]305The ARM Cortex-M23 is based on the ARMv8-M baseline architecture.
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]306It is the smallest and most energy efficient ARM processor with ARM TrustZone technology.
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]307Cortex-M23 is the ideal processor for constrained embedded applications requiring efficient security.
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]308 </description>
309 <debug svd="Device/ARM/SVD/ARMCM23.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]310 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
311 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]312 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]313 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]314 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
315
316 <device Dname="ARMCM23">
317 <processor Dcore="Cortex-M23" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dtz="NO_TZ" Dendian="Configurable" Dclock="10000000"/>
318 <compile header="Device/ARM/ARMCM23/Include/ARMCM23.h" define="ARMCM23"/>
319 </device>
320
321 <device Dname="ARMCM23_TZ">
322 <processor Dcore="Cortex-M23" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
323 <compile header="Device/ARM/ARMCM23/Include/ARMCM23_TZ.h" define="ARMCM23_TZ"/>
324 </device>
325 </family>
326
327 <!-- ****************************** Cortex-M33 ****************************** -->
328 <family Dfamily="ARM Cortex M33" Dvendor="ARM:82">
329 <!--book name="Device/ARM/Documents/??_dgug.pdf" title="?? Device Generic Users Guide"/-->
330 <description>
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]331The ARM Cortex-M33 is the most configurable of all Cortex-M processors. It is a full featured microcontroller
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]332class processor based on the ARMv8-M mainline architecture with ARM TrustZone security.
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]333 </description>
334 <debug svd="Device/ARM/SVD/ARMCM33.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]335 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
336 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]337 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]338 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
339 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]340
341 <device Dname="ARMCM33">
342 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="NO_TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]343 <description>
344 no DSP Instructions, no Floating Point Unit, no TrustZone
345 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]346 <compile header="Device/ARM/ARMCM33/Include/ARMCM33.h" define="ARMCM33"/>
347 </device>
348
349 <device Dname="ARMCM33_TZ">
350 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]351 <description>
352 no DSP Instructions, no Floating Point Unit, TrustZone
353 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]354 <compile header="Device/ARM/ARMCM33/Include/ARMCM33_TZ.h" define="ARMCM33_TZ"/>
355 </device>
356
357 <device Dname="ARMCM33_DSP_FP">
358 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="NO_TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]359 <description>
360 DSP Instructions, Single Precision Floating Point Unit, no TrustZone
361 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]362 <compile header="Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h" define="ARMCM33_DSP_FP"/>
363 </device>
364
365 <device Dname="ARMCM33_DSP_FP_TZ">
366 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]367 <description>
368 DSP Instructions, Single Precision Floating Point Unit, TrustZone
369 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]370 <compile header="Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h" define="ARMCM33_DSP_FP_TZ"/>
371 </device>
372 </family>
373
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]374 <!-- ****************************** ARMSC000 ****************************** -->
375 <family Dfamily="ARM SC000" Dvendor="ARM:82">
376 <description>
377The ARM SC000 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of secure embedded applications. It offers significant benefits to developers, including:
378- simple, easy-to-use programmers model
379- highly efficient ultra-low power operation
380- excellent code density
381- deterministic, high-performance interrupt handling
382 </description>
383 <debug svd="Device/ARM/SVD/ARMSC000.svd"/>
384 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
385 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
386 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
387
388 <device Dname="ARMSC000">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]389 <processor Dcore="SC000" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]390 <compile header="Device/ARM/ARMSC000/Include/ARMSC000.h" define="ARMSC000"/>
391 </device>
392 </family>
393
394 <!-- ****************************** ARMSC300 ****************************** -->
395 <family Dfamily="ARM SC300" Dvendor="ARM:82">
396 <description>
397The ARM SC300 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of secure embedded applications. It offers significant benefits to developers, including:
398- simple, easy-to-use programmers model
399- highly efficient ultra-low power operation
400- excellent code density
401- deterministic, high-performance interrupt handling
402 </description>
403 <debug svd="Device/ARM/SVD/ARMSC300.svd"/>
404 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
405 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
406 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
407
408 <device Dname="ARMSC300">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]409 <processor Dcore="SC300" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]410 <compile header="Device/ARM/ARMSC300/Include/ARMSC300.h" define="ARMSC300"/>
411 </device>
412 </family>
413
414 <!-- ****************************** ARMv8-M Baseline ********************** -->
415 <family Dfamily="ARMv8-M Baseline" Dvendor="ARM:82">
416 <!--book name="Device/ARM/Documents/ARMv8MBL_dgug.pdf" title="ARMv8MBL Device Generic Users Guide"/-->
417 <description>
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]418ARMv8-M Baseline based device with TrustZone
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]419 </description>
420 <debug svd="Device/ARM/SVD/ARMv8MBL.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]421 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
422 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]423 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]424 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]425 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
426
427 <device Dname="ARMv8MBL">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]428 <processor Dcore="ARMV8MBL" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]429 <compile header="Device/ARM/ARMv8MBL/Include/ARMv8MBL.h" define="ARMv8MBL"/>
430 </device>
431 </family>
432
433 <!-- ****************************** ARMv8-M Mainline ****************************** -->
434 <family Dfamily="ARMv8-M Mainline" Dvendor="ARM:82">
435 <!--book name="Device/ARM/Documents/ARMv8MML_dgug.pdf" title="ARMv8MML Device Generic Users Guide"/-->
436 <description>
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]437ARMv8-M Mainline based device with TrustZone
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]438 </description>
439 <debug svd="Device/ARM/SVD/ARMv8MML.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]440 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
441 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]442 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]443 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]444 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
445
446 <device Dname="ARMv8MML">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]447 <processor Dcore="ARMV8MML" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]448 <description>
449 no DSP Instructions, no Floating Point Unit, TrustZone
450 </description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]451 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML.h" define="ARMv8MML"/>
452 </device>
453
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]454 <device Dname="ARMv8MML_DSP">
455 <processor Dcore="ARMV8MML" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]456 <description>
457 DSP Instructions, no Floating Point Unit, TrustZone
458 </description>
Martin Günther3afee7b2016-11-03 13:25:14 +0100[diff] [blame]459 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DSP.h" define="ARMv8MML_DSP"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]460 </device>
461
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]462 <device Dname="ARMv8MML_SP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]463 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]464 <description>
465 no DSP Instructions, Single Precision Floating Point Unit, TrustZone
466 </description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]467 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_SP.h" define="ARMv8MML_SP"/>
468 </device>
469
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]470 <device Dname="ARMv8MML_DSP_SP">
471 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]472 <description>
473 DSP Instructions, Single Precision Floating Point Unit, TrustZone
474 </description>
Martin Günther3afee7b2016-11-03 13:25:14 +0100[diff] [blame]475 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_SP.h" define="ARMv8MML_DSP_SP"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]476 </device>
477
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]478 <device Dname="ARMv8MML_DP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]479 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="DP_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]480 <description>
481 no DSP Instructions, Double Precision Floating Point Unit, TrustZone
482 </description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]483 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DP.h" define="ARMv8MML_DP"/>
484 </device>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]485
486 <device Dname="ARMv8MML_DSP_DP">
487 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="DP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]488 <description>
489 DSP Instructions, Double Precision Floating Point Unit, TrustZone
490 </description>
Martin Günther3afee7b2016-11-03 13:25:14 +0100[diff] [blame]491 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h" define="ARMv8MML_DSP_DP"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]492 </device>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]493 </family>
494
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]495 <!-- ****************************** Cortex-A7 ****************************** -->
496 <family Dfamily="ARM Cortex A7" Dvendor="ARM:82">
497 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0464f/index.html" title="Cortex-A7 MPCore Technical Reference Manual"/>
498 <description>
499The Cortex-A7 MPCore processor is a high-performance, low-power processor that implements the ARMv7-A architecture.
500The Cortex-A7 MPCore processor has one to four processors in a single multiprocessor device with a L1 cache subsystem,
501an optional integrated GIC, and an optional L2 cache controller.
502 </description>
503
504 <device Dname="ARMCA7">
505 <processor Dcore="Cortex-A7" DcoreVersion="r0p5" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable"/>
506 <compile header="Device/ARM/ARMCA7/Include/ARMCA7.h" define="ARMCA7"/>
507 </device>
508 </family>
509
510 <!-- ****************************** Cortex-A9 ****************************** -->
511 <family Dfamily="ARM Cortex A9" Dvendor="ARM:82">
512 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.100511_0401_10_en/index.html" title="Cortex‑A9 Technical Reference Manual"/>
513 <description>
514The Cortex-A9 processor is a high-performance, low-power, ARM macrocell with an L1 cache subsystem that provides full virtual memory capabilities.
515The Cortex-A9 processor implements the ARMv7-A architecture and runs 32-bit ARM instructions, 16-bit and 32-bit Thumb instructions,
516and 8-bit Java bytecodes in Jazelle state.
517 </description>
518
519 <device Dname="ARMCA9">
520 <processor Dcore="Cortex-A9" DcoreVersion="r4p1" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable"/>
521 <compile header="Device/ARM/ARMCA9/Include/ARMCA9.h" define="ARMCA9"/>
522 </device>
523 </family>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]524 </devices>
525
526
527 <apis>
528 <!-- CMSIS-RTOS API -->
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]529 <api Cclass="CMSIS" Cgroup="RTOS" Capiversion="1.0.0" exclusive="1">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]530 <description>CMSIS-RTOS API for Cortex-M, SC000, and SC300</description>
531 <files>
532 <file category="doc" name="CMSIS/Documentation/RTOS/html/index.html"/>
533 </files>
534 </api>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]535 <api Cclass="CMSIS" Cgroup="RTOS2" Capiversion="2.1.0" exclusive="1">
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]536 <description>CMSIS-RTOS API for Cortex-M, SC000, and SC300</description>
537 <files>
538 <file category="doc" name="CMSIS/Documentation/RTOS2/html/index.html"/>
Robert Rostohar0a364052017-01-25 12:35:54 +0100[diff] [blame]539 <file category="header" name="CMSIS/RTOS2/Include/cmsis_os2.h"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]540 </files>
541 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]542 <api Cclass="CMSIS Driver" Cgroup="USART" Capiversion="2.3.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]543 <description>USART Driver API for Cortex-M</description>
544 <files>
545 <file category="doc" name="CMSIS/Documentation/Driver/html/group__usart__interface__gr.html" />
546 <file category="header" name="CMSIS/Driver/Include/Driver_USART.h" />
547 </files>
548 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]549 <api Cclass="CMSIS Driver" Cgroup="SPI" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]550 <description>SPI Driver API for Cortex-M</description>
551 <files>
552 <file category="doc" name="CMSIS/Documentation/Driver/html/group__spi__interface__gr.html" />
553 <file category="header" name="CMSIS/Driver/Include/Driver_SPI.h" />
554 </files>
555 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]556 <api Cclass="CMSIS Driver" Cgroup="SAI" Capiversion="1.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]557 <description>SAI Driver API for Cortex-M</description>
558 <files>
559 <file category="doc" name="CMSIS/Documentation/Driver/html/group__sai__interface__gr.html"/>
560 <file category="header" name="CMSIS/Driver/Include/Driver_SAI.h" />
561 </files>
562 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]563 <api Cclass="CMSIS Driver" Cgroup="I2C" Capiversion="2.3.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]564 <description>I2C Driver API for Cortex-M</description>
565 <files>
566 <file category="doc" name="CMSIS/Documentation/Driver/html/group__i2c__interface__gr.html"/>
567 <file category="header" name="CMSIS/Driver/Include/Driver_I2C.h" />
568 </files>
569 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]570 <api Cclass="CMSIS Driver" Cgroup="CAN" Capiversion="1.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]571 <description>CAN Driver API for Cortex-M</description>
572 <files>
573 <file category="doc" name="CMSIS/Documentation/Driver/html/group__can__interface__gr.html"/>
574 <file category="header" name="CMSIS/Driver/Include/Driver_CAN.h" />
575 </files>
576 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]577 <api Cclass="CMSIS Driver" Cgroup="Flash" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]578 <description>Flash Driver API for Cortex-M</description>
579 <files>
580 <file category="doc" name="CMSIS/Documentation/Driver/html/group__flash__interface__gr.html" />
581 <file category="header" name="CMSIS/Driver/Include/Driver_Flash.h" />
582 </files>
583 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]584 <api Cclass="CMSIS Driver" Cgroup="MCI" Capiversion="2.3.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]585 <description>MCI Driver API for Cortex-M</description>
586 <files>
587 <file category="doc" name="CMSIS/Documentation/Driver/html/group__mci__interface__gr.html" />
588 <file category="header" name="CMSIS/Driver/Include/Driver_MCI.h" />
589 </files>
590 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]591 <api Cclass="CMSIS Driver" Cgroup="NAND" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]592 <description>NAND Flash Driver API for Cortex-M</description>
593 <files>
594 <file category="doc" name="CMSIS/Documentation/Driver/html/group__nand__interface__gr.html" />
595 <file category="header" name="CMSIS/Driver/Include/Driver_NAND.h" />
596 </files>
597 </api>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]598 <api Cclass="CMSIS Driver" Cgroup="Ethernet" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]599 <description>Ethernet MAC and PHY Driver API for Cortex-M</description>
600 <files>
601 <file category="doc" name="CMSIS/Documentation/Driver/html/group__eth__interface__gr.html" />
602 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_MAC.h" />
603 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_PHY.h" />
604 </files>
605 </api>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]606 <api Cclass="CMSIS Driver" Cgroup="Ethernet MAC" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]607 <description>Ethernet MAC Driver API for Cortex-M</description>
608 <files>
609 <file category="doc" name="CMSIS/Documentation/Driver/html/group__eth__mac__interface__gr.html" />
610 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_MAC.h" />
611 </files>
612 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]613 <api Cclass="CMSIS Driver" Cgroup="Ethernet PHY" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]614 <description>Ethernet PHY Driver API for Cortex-M</description>
615 <files>
616 <file category="doc" name="CMSIS/Documentation/Driver/html/group__eth__phy__interface__gr.html" />
617 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_PHY.h" />
618 </files>
619 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]620 <api Cclass="CMSIS Driver" Cgroup="USB Device" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]621 <description>USB Device Driver API for Cortex-M</description>
622 <files>
623 <file category="doc" name="CMSIS/Documentation/Driver/html/group__usbd__interface__gr.html" />
624 <file category="header" name="CMSIS/Driver/Include/Driver_USBD.h" />
625 </files>
626 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]627 <api Cclass="CMSIS Driver" Cgroup="USB Host" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]628 <description>USB Host Driver API for Cortex-M</description>
629 <files>
630 <file category="doc" name="CMSIS/Documentation/Driver/html/group__usbh__interface__gr.html" />
631 <file category="header" name="CMSIS/Driver/Include/Driver_USBH.h" />
632 </files>
633 </api>
634 </apis>
635
636 <!-- conditions are dependency rules that can apply to a component or an individual file -->
637 <conditions>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]638 <!-- compiler -->
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]639 <condition id="ARMCC">
640 <require Tcompiler="ARMCC"/>
641 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]642 <condition id="GCC">
643 <require Tcompiler="GCC"/>
644 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]645 <condition id="IAR">
646 <require Tcompiler="IAR"/>
647 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]648 <condition id="ARMCC GCC">
649 <accept Tcompiler="ARMCC"/>
650 <accept Tcompiler="GCC"/>
651 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]652 <condition id="ARMCC GCC IAR">
653 <accept Tcompiler="ARMCC"/>
654 <accept Tcompiler="GCC"/>
655 <accept Tcompiler="IAR"/>
656 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]657
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]658 <!-- ARM architecture -->
659 <condition id="ARMv6-M Device">
660 <description>ARMv6-M architecture based device</description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]661 <accept Dcore="Cortex-M0"/>
662 <accept Dcore="Cortex-M0+"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]663 <accept Dcore="SC000"/>
664 </condition>
665 <condition id="ARMv7-M Device">
666 <description>ARMv7-M architecture based device</description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]667 <accept Dcore="Cortex-M3"/>
668 <accept Dcore="Cortex-M4"/>
669 <accept Dcore="Cortex-M7"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]670 <accept Dcore="SC300"/>
671 </condition>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]672 <condition id="ARMv8-M Device">
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]673 <description>ARMv8-M architecture based device</description>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]674 <accept Dcore="ARMV8MBL"/>
675 <accept Dcore="ARMV8MML"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]676 <accept Dcore="Cortex-M23"/>
677 <accept Dcore="Cortex-M33"/>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]678 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]679 <condition id="ARMv8-M TZ Device">
680 <description>ARMv8-M architecture based device with TrustZone</description>
681 <require condition="ARMv8-M Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]682 <require Dtz="TZ"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]683 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]684 <condition id="ARMv6_7-M Device">
685 <description>ARMv6_7-M architecture based device</description>
686 <accept condition="ARMv6-M Device"/>
687 <accept condition="ARMv7-M Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]688 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]689 <condition id="ARMv6_7_8-M Device">
690 <description>ARMv6_7_8-M architecture based device</description>
691 <accept condition="ARMv6-M Device"/>
692 <accept condition="ARMv7-M Device"/>
693 <accept condition="ARMv8-M Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]694 </condition>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]695 <condition id="ARMv7-A Device">
696 <description>ARMv7-A architecture based device</description>
697 <accept Dcore="Cortex-A7"/>
698 <accept Dcore="Cortex-A9"/>
699 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]700
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]701 <!-- ARM core -->
702 <condition id="CM0">
703 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device</description>
704 <accept Dcore="Cortex-M0"/>
705 <accept Dcore="Cortex-M0+"/>
706 <accept Dcore="SC000"/>
707 </condition>
708 <condition id="CM3">
709 <description>Cortex-M3 or SC300 processor based device</description>
710 <accept Dcore="Cortex-M3"/>
711 <accept Dcore="SC300"/>
712 </condition>
713 <condition id="CM4">
714 <description>Cortex-M4 processor based device</description>
715 <require Dcore="Cortex-M4" Dfpu="NO_FPU"/>
716 </condition>
717 <condition id="CM4_FP">
718 <description>Cortex-M4 processor based device using Floating Point Unit</description>
719 <require Dcore="Cortex-M4" Dfpu="FPU"/>
720 </condition>
721 <condition id="CM7">
722 <description>Cortex-M7 processor based device</description>
723 <require Dcore="Cortex-M7" Dfpu="NO_FPU"/>
724 </condition>
725 <condition id="CM7_FP">
726 <description>Cortex-M7 processor based device using Floating Point Unit</description>
727 <accept Dcore="Cortex-M7" Dfpu="SP_FPU"/>
728 <accept Dcore="Cortex-M7" Dfpu="DP_FPU"/>
729 </condition>
730 <condition id="CM7_SP">
731 <description>Cortex-M7 processor based device using Floating Point Unit (SP)</description>
732 <require Dcore="Cortex-M7" Dfpu="SP_FPU"/>
733 </condition>
734 <condition id="CM7_DP">
735 <description>Cortex-M7 processor based device using Floating Point Unit (DP)</description>
736 <require Dcore="Cortex-M7" Dfpu="DP_FPU"/>
737 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]738 <condition id="CM23">
739 <description>Cortex-M23 processor based device</description>
740 <require Dcore="Cortex-M23"/>
741 </condition>
742 <condition id="CM33">
743 <description>Cortex-M33 processor based device</description>
744 <require Dcore="Cortex-M33" Dfpu="NO_FPU"/>
745 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]746 <condition id="CM33_FP">
747 <description>Cortex-M33 processor based device using Floating Point Unit</description>
748 <require Dcore="Cortex-M33" Dfpu="SP_FPU"/>
749 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]750 <condition id="ARMv8MBL">
751 <description>ARMv8-M Baseline processor based device</description>
752 <require Dcore="ARMV8MBL"/>
753 </condition>
754 <condition id="ARMv8MML">
755 <description>ARMv8-M Mainline processor based device</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]756 <require Dcore="ARMV8MML" Dfpu="NO_FPU"/>
757 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]758 <condition id="ARMv8MML_FP">
759 <description>ARMv8-M Mainline processor based device using Floating Point Unit</description>
760 <accept Dcore="ARMV8MML" Dfpu="SP_FPU"/>
761 <accept Dcore="ARMV8MML" Dfpu="DP_FPU"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]762 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]763
764 <condition id="CM33_NODSP_NOFPU">
765 <description>CM33, no DSP, no FPU</description>
766 <require Dcore="Cortex-M33" Ddsp="NO_DSP" Dfpu="NO_FPU"/>
767 </condition>
768 <condition id="CM33_DSP_NOFPU">
769 <description>CM33, DSP, no FPU</description>
770 <require Dcore="Cortex-M33" Ddsp="DSP" Dfpu="NO_FPU"/>
771 </condition>
772 <condition id="CM33_NODSP_SP">
773 <description>CM33, no DSP, SP FPU</description>
774 <require Dcore="Cortex-M33" Ddsp="NO_DSP" Dfpu="SP_FPU"/>
775 </condition>
776 <condition id="CM33_DSP_SP">
777 <description>CM33, DSP, SP FPU</description>
778 <require Dcore="Cortex-M33" Ddsp="DSP" Dfpu="SP_FPU"/>
779 </condition>
780
781 <condition id="ARMv8MML_NODSP_NOFPU">
782 <description>ARMv8MML, no DSP, no FPU</description>
783 <require Dcore="ARMV8MML" Ddsp="NO_DSP" Dfpu="NO_FPU"/>
784 </condition>
785 <condition id="ARMv8MML_DSP_NOFPU">
786 <description>ARMv8MML, DSP, no FPU</description>
787 <require Dcore="ARMV8MML" Ddsp="DSP" Dfpu="NO_FPU"/>
788 </condition>
789 <condition id="ARMv8MML_NODSP_SP">
790 <description>ARMv8MML, no DSP, SP FPU</description>
791 <require Dcore="ARMV8MML" Ddsp="NO_DSP" Dfpu="SP_FPU"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]792 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]793 <condition id="ARMv8MML_DSP_SP">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]794 <description>ARMv8MML, DSP, SP FPU</description>
795 <require Dcore="ARMV8MML" Ddsp="DSP" Dfpu="SP_FPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]796 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]797
798 <!-- ARMCC compiler -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]799 <condition id="CM0_ARMCC">
800 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the ARM Compiler</description>
801 <require condition="CM0"/>
802 <require Tcompiler="ARMCC"/>
803 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]804 <condition id="CM0_LE_ARMCC">
805 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]806 <require condition="CM0_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]807 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]808 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]809 <condition id="CM0_BE_ARMCC">
810 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]811 <require condition="CM0_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]812 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]813 </condition>
814
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]815 <condition id="CM3_ARMCC">
816 <description>Cortex-M3 or SC300 processor based device for the ARM Compiler</description>
817 <require condition="CM3"/>
818 <require Tcompiler="ARMCC"/>
819 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]820 <condition id="CM3_LE_ARMCC">
821 <description>Cortex-M3 or SC300 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]822 <require condition="CM3_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]823 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]824 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]825 <condition id="CM3_BE_ARMCC">
826 <description>Cortex-M3 or SC300 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]827 <require condition="CM3_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]828 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]829 </condition>
830
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]831 <condition id="CM4_ARMCC">
832 <description>Cortex-M4 processor based device for the ARM Compiler</description>
833 <require condition="CM4"/>
834 <require Tcompiler="ARMCC"/>
835 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]836 <condition id="CM4_LE_ARMCC">
837 <description>Cortex-M4 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]838 <require condition="CM4_ARMCC"/>
839 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]840 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]841 <condition id="CM4_BE_ARMCC">
842 <description>Cortex-M4 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]843 <require condition="CM4_ARMCC"/>
844 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]845 </condition>
846
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]847 <condition id="CM4_FP_ARMCC">
848 <description>Cortex-M4 processor based device using Floating Point Unit for the ARM Compiler</description>
849 <require condition="CM4_FP"/>
850 <require Tcompiler="ARMCC"/>
851 </condition>
852 <condition id="CM4_FP_LE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]853 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]854 <require condition="CM4_FP_ARMCC"/>
855 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]856 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]857 <condition id="CM4_FP_BE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]858 <description>Cortex-M4 processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]859 <require condition="CM4_FP_ARMCC"/>
860 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]861 </condition>
862
863 <!-- XMC 4000 Series devices from Infineon require a special library -->
864 <condition id="CM4_LE_ARMCC_STD">
865 <description>Cortex-M4 processor based device in little endian mode for the ARM Compiler without Infineon devices</description>
866 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian"/>
867 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
868 <require Tcompiler="ARMCC"/>
869 </condition>
870 <condition id="CM4_LE_ARMCC_IFX">
871 <description>Cortex-M4 processor based device in little endian mode for the ARM Compiler and Infineon devices</description>
872 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
873 <require Tcompiler="ARMCC"/>
874 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]875 <condition id="CM4_FP_LE_ARMCC_STD">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]876 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the ARM Compiler without Infineon devices</description>
877 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian"/>
878 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
879 <require Tcompiler="ARMCC"/>
880 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]881 <condition id="CM4_FP_LE_ARMCC_IFX">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]882 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the ARM Compiler and Infineon devices</description>
883 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
884 <require Tcompiler="ARMCC"/>
885 </condition>
886
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]887 <condition id="CM7_ARMCC">
888 <description>Cortex-M7 processor based device for the ARM Compiler</description>
889 <require condition="CM7"/>
890 <require Tcompiler="ARMCC"/>
891 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]892 <condition id="CM7_LE_ARMCC">
893 <description>Cortex-M7 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]894 <require condition="CM7_ARMCC"/>
895 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]896 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]897 <condition id="CM7_BE_ARMCC">
898 <description>Cortex-M7 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]899 <require condition="CM7_ARMCC"/>
900 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]901 </condition>
902
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]903 <condition id="CM7_FP_ARMCC">
904 <description>Cortex-M7 processor based device using Floating Point Unit for the ARM Compiler</description>
905 <require condition="CM7_FP"/>
906 <require Tcompiler="ARMCC"/>
907 </condition>
908 <condition id="CM7_FP_LE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]909 <description>Cortex-M7 processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]910 <require condition="CM7_FP_ARMCC"/>
911 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]912 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]913 <condition id="CM7_FP_BE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]914 <description>Cortex-M7 processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]915 <require condition="CM7_FP_ARMCC"/>
916 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]917 </condition>
918
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]919 <condition id="CM7_SP_ARMCC">
920 <description>Cortex-M7 processor based device using Floating Point Unit (SP) for the ARM Compiler</description>
921 <require condition="CM7_SP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]922 <require Tcompiler="ARMCC"/>
923 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]924 <condition id="CM7_SP_LE_ARMCC">
925 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the ARM Compiler</description>
926 <require condition="CM7_SP_ARMCC"/>
927 <require Dendian="Little-endian"/>
928 </condition>
929 <condition id="CM7_SP_BE_ARMCC">
930 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the ARM Compiler</description>
931 <require condition="CM7_SP_ARMCC"/>
932 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]933 </condition>
934
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]935 <condition id="CM7_DP_ARMCC">
936 <description>Cortex-M7 processor based device using Floating Point Unit (DP) for the ARM Compiler</description>
937 <require condition="CM7_DP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]938 <require Tcompiler="ARMCC"/>
939 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]940 <condition id="CM7_DP_LE_ARMCC">
941 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the ARM Compiler</description>
942 <require condition="CM7_DP_ARMCC"/>
943 <require Dendian="Little-endian"/>
944 </condition>
945 <condition id="CM7_DP_BE_ARMCC">
946 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the ARM Compiler</description>
947 <require condition="CM7_DP_ARMCC"/>
948 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]949 </condition>
950
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]951 <condition id="CM23_ARMCC">
952 <description>Cortex-M23 processor based device for the ARM Compiler</description>
953 <require condition="CM23"/>
954 <require Tcompiler="ARMCC"/>
955 </condition>
956 <condition id="CM23_LE_ARMCC">
957 <description>Cortex-M23 processor based device in little endian mode for the ARM Compiler</description>
958 <require condition="CM23_ARMCC"/>
959 <require Dendian="Little-endian"/>
960 </condition>
961 <condition id="CM23_BE_ARMCC">
962 <description>Cortex-M23 processor based device in big endian mode for the ARM Compiler</description>
963 <require condition="CM23_ARMCC"/>
964 <require Dendian="Big-endian"/>
965 </condition>
966
967 <condition id="CM33_ARMCC">
968 <description>Cortex-M33 processor based device for the ARM Compiler</description>
969 <require condition="CM33"/>
970 <require Tcompiler="ARMCC"/>
971 </condition>
972 <condition id="CM33_LE_ARMCC">
973 <description>Cortex-M33 processor based device in little endian mode for the ARM Compiler</description>
974 <require condition="CM33_ARMCC"/>
975 <require Dendian="Little-endian"/>
976 </condition>
977 <condition id="CM33_BE_ARMCC">
978 <description>Cortex-M33 processor based device in big endian mode for the ARM Compiler</description>
979 <require condition="CM33_ARMCC"/>
980 <require Dendian="Big-endian"/>
981 </condition>
982
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]983 <condition id="CM33_FP_ARMCC">
984 <description>Cortex-M33 processor based device using Floating Point Unit for the ARM Compiler</description>
985 <require condition="CM33_FP"/>
986 <require Tcompiler="ARMCC"/>
987 </condition>
988 <condition id="CM33_FP_LE_ARMCC">
989 <description>Cortex-M33 processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
990 <require condition="CM33_FP_ARMCC"/>
991 <require Dendian="Little-endian"/>
992 </condition>
993 <condition id="CM33_FP_BE_ARMCC">
994 <description>Cortex-M33 processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
995 <require condition="CM33_FP_ARMCC"/>
996 <require Dendian="Big-endian"/>
997 </condition>
998
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]999 <condition id="CM33_NODSP_NOFPU_ARMCC">
1000 <description>CM33, no DSP, no FPU, ARM Compiler</description>
1001 <require condition="CM33_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1002 <require Tcompiler="ARMCC"/>
1003 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1004 <condition id="CM33_DSP_NOFPU_ARMCC">
1005 <description>CM33, DSP, no FPU, ARM Compiler</description>
1006 <require condition="CM33_DSP_NOFPU"/>
1007 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1008 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1009 <condition id="CM33_NODSP_SP_ARMCC">
1010 <description>CM33, no DSP, SP FPU, ARM Compiler</description>
1011 <require condition="CM33_NODSP_SP"/>
1012 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1013 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1014 <condition id="CM33_DSP_SP_ARMCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1015 <description>CM33, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1016 <require condition="CM33_DSP_SP"/>
1017 <require Tcompiler="ARMCC"/>
1018 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1019 <condition id="CM33_NODSP_NOFPU_LE_ARMCC">
1020 <description>CM33, little endian, no DSP, no FPU, ARM Compiler</description>
1021 <require condition="CM33_NODSP_NOFPU_ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1022 <require Dendian="Little-endian"/>
1023 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1024 <condition id="CM33_DSP_NOFPU_LE_ARMCC">
1025 <description>CM33, little endian, DSP, no FPU, ARM Compiler</description>
1026 <require condition="CM33_DSP_NOFPU_ARMCC"/>
1027 <require Dendian="Little-endian"/>
1028 </condition>
1029 <condition id="CM33_NODSP_SP_LE_ARMCC">
1030 <description>CM33, little endian, no DSP, SP FPU, ARM Compiler</description>
1031 <require condition="CM33_NODSP_SP_ARMCC"/>
1032 <require Dendian="Little-endian"/>
1033 </condition>
1034 <condition id="CM33_DSP_SP_LE_ARMCC">
1035 <description>CM33, little endian, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1036 <require condition="CM33_DSP_SP_ARMCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1037 <require Dendian="Little-endian"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1038 </condition>
1039
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1040 <condition id="ARMv8MBL_ARMCC">
1041 <description>ARMv8-M Baseline processor based device for the ARM Compiler</description>
1042 <require condition="ARMv8MBL"/>
1043 <require Tcompiler="ARMCC"/>
1044 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1045 <condition id="ARMv8MBL_LE_ARMCC">
1046 <description>ARMv8-M Baseline processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1047 <require condition="ARMv8MBL_ARMCC"/>
1048 <require Dendian="Little-endian"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1049 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1050 <condition id="ARMv8MBL_BE_ARMCC">
1051 <description>ARMv8-M Baseline processor based device in big endian mode for the ARM Compiler</description>
1052 <require condition="ARMv8MBL_ARMCC"/>
1053 <require Dendian="Big-endian"/>
1054 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1055
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1056 <condition id="ARMv8MML_ARMCC">
1057 <description>ARMv8-M Mainline processor based device for the ARM Compiler</description>
1058 <require condition="ARMv8MML"/>
1059 <require Tcompiler="ARMCC"/>
1060 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1061 <condition id="ARMv8MML_LE_ARMCC">
1062 <description>ARMv8-M Mainline processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1063 <require condition="ARMv8MML_ARMCC"/>
1064 <require Dendian="Little-endian"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1065 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1066 <condition id="ARMv8MML_BE_ARMCC">
1067 <description>ARMv8-M Mainline processor based device in big endian mode for the ARM Compiler</description>
1068 <require condition="ARMv8MML_ARMCC"/>
1069 <require Dendian="Big-endian"/>
1070 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1071
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1072 <condition id="ARMv8MML_FP_ARMCC">
1073 <description>ARMv8-M Mainline processor based device using Floating Point Unit for the ARM Compiler</description>
1074 <require condition="ARMv8MML_FP"/>
1075 <require Tcompiler="ARMCC"/>
1076 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1077 <condition id="ARMv8MML_FP_LE_ARMCC">
1078 <description>ARMv8-M Mainline processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1079 <require condition="ARMv8MML_FP_ARMCC"/>
1080 <require Dendian="Little-endian"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1081 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1082 <condition id="ARMv8MML_FP_BE_ARMCC">
1083 <description>ARMv8-M Mainline processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
1084 <require condition="ARMv8MML_FP_ARMCC"/>
1085 <require Dendian="Big-endian"/>
1086 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1087
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1088 <condition id="ARMv8MML_NODSP_NOFPU_ARMCC">
1089 <description>ARMv8MML, no DSP, no FPU, ARM Compiler</description>
1090 <require condition="ARMv8MML_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1091 <require Tcompiler="ARMCC"/>
1092 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1093 <condition id="ARMv8MML_DSP_NOFPU_ARMCC">
1094 <description>ARMv8MML, DSP, no FPU, ARM Compiler</description>
1095 <require condition="ARMv8MML_DSP_NOFPU"/>
1096 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1097 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1098 <condition id="ARMv8MML_NODSP_SP_ARMCC">
1099 <description>ARMv8MML, no DSP, SP FPU, ARM Compiler</description>
1100 <require condition="ARMv8MML_NODSP_SP"/>
1101 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1102 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1103 <condition id="ARMv8MML_DSP_SP_ARMCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1104 <description>ARMv8MML, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1105 <require condition="ARMv8MML_DSP_SP"/>
1106 <require Tcompiler="ARMCC"/>
1107 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1108 <condition id="ARMv8MML_NODSP_NOFPU_LE_ARMCC">
1109 <description>ARMv8MML, little endian, no DSP, no FPU, ARM Compiler</description>
1110 <require condition="ARMv8MML_NODSP_NOFPU_ARMCC"/>
1111 <require Dendian="Little-endian"/>
1112 </condition>
1113 <condition id="ARMv8MML_DSP_NOFPU_LE_ARMCC">
1114 <description>ARMv8MML, little endian, DSP, no FPU, ARM Compiler</description>
1115 <require condition="ARMv8MML_DSP_NOFPU_ARMCC"/>
1116 <require Dendian="Little-endian"/>
1117 </condition>
1118 <condition id="ARMv8MML_NODSP_SP_LE_ARMCC">
1119 <description>ARMv8MML, little endian, no DSP, SP FPU, ARM Compiler</description>
1120 <require condition="ARMv8MML_NODSP_SP_ARMCC"/>
1121 <require Dendian="Little-endian"/>
1122 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1123 <condition id="ARMv8MML_DSP_SP_LE_ARMCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1124 <description>ARMv8MML, little endian, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1125 <require condition="ARMv8MML_DSP_SP_ARMCC"/>
1126 <require Dendian="Little-endian"/>
1127 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1128
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1129 <!-- GCC compiler -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1130 <condition id="CM0_GCC">
1131 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the GCC Compiler</description>
1132 <require condition="CM0"/>
1133 <require Tcompiler="GCC"/>
1134 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1135 <condition id="CM0_LE_GCC">
1136 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1137 <require condition="CM0_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1138 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1139 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1140 <condition id="CM0_BE_GCC">
1141 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1142 <require condition="CM0_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1143 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1144 </condition>
1145
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1146 <condition id="CM3_GCC">
1147 <description>Cortex-M3 or SC300 processor based device for the GCC Compiler</description>
1148 <require condition="CM3"/>
1149 <require Tcompiler="GCC"/>
1150 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1151 <condition id="CM3_LE_GCC">
1152 <description>Cortex-M3 or SC300 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1153 <require condition="CM3_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1154 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1155 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1156 <condition id="CM3_BE_GCC">
1157 <description>Cortex-M3 or SC300 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1158 <require condition="CM3_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1159 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1160 </condition>
1161
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1162 <condition id="CM4_GCC">
1163 <description>Cortex-M4 processor based device for the GCC Compiler</description>
1164 <require condition="CM4"/>
1165 <require Tcompiler="GCC"/>
1166 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1167 <condition id="CM4_LE_GCC">
1168 <description>Cortex-M4 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1169 <require condition="CM4_GCC"/>
1170 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1171 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1172 <condition id="CM4_BE_GCC">
1173 <description>Cortex-M4 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1174 <require condition="CM4_GCC"/>
1175 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1176 </condition>
1177
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1178 <condition id="CM4_FP_GCC">
1179 <description>Cortex-M4 processor based device using Floating Point Unit for the GCC Compiler</description>
1180 <require condition="CM4_FP"/>
1181 <require Tcompiler="GCC"/>
1182 </condition>
1183 <condition id="CM4_FP_LE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1184 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1185 <require condition="CM4_FP_GCC"/>
1186 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1187 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1188 <condition id="CM4_FP_BE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1189 <description>Cortex-M4 processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1190 <require condition="CM4_FP_GCC"/>
1191 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1192 </condition>
1193
1194 <!-- XMC 4000 Series devices from Infineon require a special library -->
1195 <condition id="CM4_LE_GCC_STD">
1196 <description>Cortex-M4 processor based device in little endian mode for the GCC Compiler without Infineon devices</description>
1197 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian"/>
1198 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
1199 <require Tcompiler="GCC"/>
1200 </condition>
1201 <condition id="CM4_LE_GCC_IFX">
1202 <description>Cortex-M4 processor based device in little endian mode for the GCC Compiler and Infineon devices</description>
1203 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
1204 <require Tcompiler="GCC"/>
1205 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1206 <condition id="CM4_FP_LE_GCC_STD">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1207 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler without Infineon devices</description>
1208 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian"/>
1209 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
1210 <require Tcompiler="GCC"/>
1211 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1212 <condition id="CM4_FP_LE_GCC_IFX">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1213 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler and Infineon devices</description>
1214 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
1215 <require Tcompiler="GCC"/>
1216 </condition>
1217
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1218 <condition id="CM7_GCC">
1219 <description>Cortex-M7 processor based device for the GCC Compiler</description>
1220 <require condition="CM7"/>
1221 <require Tcompiler="GCC"/>
1222 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1223 <condition id="CM7_LE_GCC">
1224 <description>Cortex-M7 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1225 <require condition="CM7_GCC"/>
1226 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1227 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1228 <condition id="CM7_BE_GCC">
1229 <description>Cortex-M7 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1230 <require condition="CM7_GCC"/>
1231 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1232 </condition>
1233
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1234 <condition id="CM7_FP_GCC">
1235 <description>Cortex-M7 processor based device using Floating Point Unit for the GCC Compiler</description>
1236 <require condition="CM7_FP"/>
1237 <require Tcompiler="GCC"/>
1238 </condition>
1239 <condition id="CM7_FP_LE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1240 <description>Cortex-M7 processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1241 <require condition="CM7_FP_GCC"/>
1242 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1243 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1244 <condition id="CM7_FP_BE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1245 <description>Cortex-M7 processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1246 <require condition="CM7_FP_GCC"/>
1247 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1248 </condition>
1249
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1250 <condition id="CM7_SP_GCC">
1251 <description>Cortex-M7 processor based device using Floating Point Unit (SP) for the GCC Compiler</description>
1252 <require condition="CM7_SP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1253 <require Tcompiler="GCC"/>
1254 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1255 <condition id="CM7_SP_LE_GCC">
1256 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the GCC Compiler</description>
1257 <require condition="CM7_SP_GCC"/>
1258 <require Dendian="Little-endian"/>
1259 </condition>
1260 <condition id="CM7_SP_BE_GCC">
1261 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the GCC Compiler</description>
1262 <require condition="CM7_SP_GCC"/>
1263 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1264 </condition>
1265
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1266 <condition id="CM7_DP_GCC">
1267 <description>Cortex-M7 processor based device using Floating Point Unit (DP) for the GCC Compiler</description>
1268 <require condition="CM7_DP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1269 <require Tcompiler="GCC"/>
1270 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1271 <condition id="CM7_DP_LE_GCC">
1272 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the GCC Compiler</description>
1273 <require condition="CM7_DP_GCC"/>
1274 <require Dendian="Little-endian"/>
1275 </condition>
1276 <condition id="CM7_DP_BE_GCC">
1277 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the GCC Compiler</description>
1278 <require condition="CM7_DP_GCC"/>
1279 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1280 </condition>
1281
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1282 <condition id="CM23_GCC">
1283 <description>Cortex-M23 processor based device for the GCC Compiler</description>
1284 <require condition="CM23"/>
1285 <require Tcompiler="GCC"/>
1286 </condition>
1287 <condition id="CM23_LE_GCC">
1288 <description>Cortex-M23 processor based device in little endian mode for the GCC Compiler</description>
1289 <require condition="CM23_GCC"/>
1290 <require Dendian="Little-endian"/>
1291 </condition>
1292 <condition id="CM23_BE_GCC">
1293 <description>Cortex-M23 processor based device in big endian mode for the GCC Compiler</description>
1294 <require condition="CM23_GCC"/>
1295 <require Dendian="Big-endian"/>
1296 </condition>
1297
1298 <condition id="CM33_GCC">
1299 <description>Cortex-M33 processor based device for the GCC Compiler</description>
1300 <require condition="CM33"/>
1301 <require Tcompiler="GCC"/>
1302 </condition>
1303 <condition id="CM33_LE_GCC">
1304 <description>Cortex-M33 processor based device in little endian mode for the GCC Compiler</description>
1305 <require condition="CM33_GCC"/>
1306 <require Dendian="Little-endian"/>
1307 </condition>
1308 <condition id="CM33_BE_GCC">
1309 <description>Cortex-M33 processor based device in big endian mode for the GCC Compiler</description>
1310 <require condition="CM33_GCC"/>
1311 <require Dendian="Big-endian"/>
1312 </condition>
1313
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1314 <condition id="CM33_FP_GCC">
1315 <description>Cortex-M33 processor based device using Floating Point Unit for the GCC Compiler</description>
1316 <require condition="CM33_FP"/>
1317 <require Tcompiler="GCC"/>
1318 </condition>
1319 <condition id="CM33_FP_LE_GCC">
1320 <description>Cortex-M33 processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
1321 <require condition="CM33_FP_GCC"/>
1322 <require Dendian="Little-endian"/>
1323 </condition>
1324 <condition id="CM33_FP_BE_GCC">
1325 <description>Cortex-M33 processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
1326 <require condition="CM33_FP_GCC"/>
1327 <require Dendian="Big-endian"/>
1328 </condition>
1329
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1330 <condition id="CM33_NODSP_NOFPU_GCC">
1331 <description>CM33, no DSP, no FPU, GCC Compiler</description>
1332 <require condition="CM33_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1333 <require Tcompiler="GCC"/>
1334 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1335 <condition id="CM33_DSP_NOFPU_GCC">
1336 <description>CM33, DSP, no FPU, GCC Compiler</description>
1337 <require condition="CM33_DSP_NOFPU"/>
1338 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1339 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1340 <condition id="CM33_NODSP_SP_GCC">
1341 <description>CM33, no DSP, SP FPU, GCC Compiler</description>
1342 <require condition="CM33_NODSP_SP"/>
1343 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1344 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1345 <condition id="CM33_DSP_SP_GCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1346 <description>CM33, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1347 <require condition="CM33_DSP_SP"/>
1348 <require Tcompiler="GCC"/>
1349 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1350 <condition id="CM33_NODSP_NOFPU_LE_GCC">
1351 <description>CM33, little endian, no DSP, no FPU, GCC Compiler</description>
1352 <require condition="CM33_NODSP_NOFPU_GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1353 <require Dendian="Little-endian"/>
1354 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1355 <condition id="CM33_DSP_NOFPU_LE_GCC">
1356 <description>CM33, little endian, DSP, no FPU, GCC Compiler</description>
1357 <require condition="CM33_DSP_NOFPU_GCC"/>
1358 <require Dendian="Little-endian"/>
1359 </condition>
1360 <condition id="CM33_NODSP_SP_LE_GCC">
1361 <description>CM33, little endian, no DSP, SP FPU, GCC Compiler</description>
1362 <require condition="CM33_NODSP_SP_GCC"/>
1363 <require Dendian="Little-endian"/>
1364 </condition>
1365 <condition id="CM33_DSP_SP_LE_GCC">
1366 <description>CM33, little endian, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1367 <require condition="CM33_DSP_SP_GCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1368 <require Dendian="Little-endian"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1369 </condition>
1370
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1371 <condition id="ARMv8MBL_GCC">
1372 <description>ARMv8-M Baseline processor based device for the GCC Compiler</description>
1373 <require condition="ARMv8MBL"/>
1374 <require Tcompiler="GCC"/>
1375 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1376 <condition id="ARMv8MBL_LE_GCC">
1377 <description>ARMv8-M Baseline processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1378 <require condition="ARMv8MBL_GCC"/>
1379 <require Dendian="Little-endian"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1380 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1381 <condition id="ARMv8MBL_BE_GCC">
1382 <description>ARMv8-M Baseline processor based device in big endian mode for the GCC Compiler</description>
1383 <require condition="ARMv8MBL_GCC"/>
1384 <require Dendian="Big-endian"/>
1385 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1386
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1387 <condition id="ARMv8MML_GCC">
1388 <description>ARMv8-M Mainline processor based device for the GCC Compiler</description>
1389 <require condition="ARMv8MML"/>
1390 <require Tcompiler="GCC"/>
1391 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1392 <condition id="ARMv8MML_LE_GCC">
1393 <description>ARMv8-M Mainline processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1394 <require condition="ARMv8MML_GCC"/>
1395 <require Dendian="Little-endian"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1396 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1397 <condition id="ARMv8MML_BE_GCC">
1398 <description>ARMv8-M Mainline processor based device in big endian mode for the GCC Compiler</description>
1399 <require condition="ARMv8MML_GCC"/>
1400 <require Dendian="Big-endian"/>
1401 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1402
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1403 <condition id="ARMv8MML_FP_GCC">
1404 <description>ARMv8-M Mainline processor based device using Floating Point Unit for the GCC Compiler</description>
1405 <require condition="ARMv8MML_FP"/>
1406 <require Tcompiler="GCC"/>
1407 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1408 <condition id="ARMv8MML_FP_LE_GCC">
1409 <description>ARMv8-M Mainline processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1410 <require condition="ARMv8MML_FP_GCC"/>
1411 <require Dendian="Little-endian"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1412 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1413 <condition id="ARMv8MML_FP_BE_GCC">
1414 <description>ARMv8-M Mainline processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
1415 <require condition="ARMv8MML_FP_GCC"/>
1416 <require Dendian="Big-endian"/>
1417 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1418
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1419 <condition id="ARMv8MML_NODSP_NOFPU_GCC">
1420 <description>ARMv8MML, no DSP, no FPU, GCC Compiler</description>
1421 <require condition="ARMv8MML_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1422 <require Tcompiler="GCC"/>
1423 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1424 <condition id="ARMv8MML_DSP_NOFPU_GCC">
1425 <description>ARMv8MML, DSP, no FPU, GCC Compiler</description>
1426 <require condition="ARMv8MML_DSP_NOFPU"/>
1427 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1428 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1429 <condition id="ARMv8MML_NODSP_SP_GCC">
1430 <description>ARMv8MML, no DSP, SP FPU, GCC Compiler</description>
1431 <require condition="ARMv8MML_NODSP_SP"/>
1432 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1433 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1434 <condition id="ARMv8MML_DSP_SP_GCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1435 <description>ARMv8MML, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1436 <require condition="ARMv8MML_DSP_SP"/>
1437 <require Tcompiler="GCC"/>
1438 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1439 <condition id="ARMv8MML_NODSP_NOFPU_LE_GCC">
1440 <description>ARMv8MML, little endian, no DSP, no FPU, GCC Compiler</description>
1441 <require condition="ARMv8MML_NODSP_NOFPU_GCC"/>
1442 <require Dendian="Little-endian"/>
1443 </condition>
1444 <condition id="ARMv8MML_DSP_NOFPU_LE_GCC">
1445 <description>ARMv8MML, little endian, DSP, no FPU, GCC Compiler</description>
1446 <require condition="ARMv8MML_DSP_NOFPU_GCC"/>
1447 <require Dendian="Little-endian"/>
1448 </condition>
1449 <condition id="ARMv8MML_NODSP_SP_LE_GCC">
1450 <description>ARMv8MML, little endian, no DSP, SP FPU, GCC Compiler</description>
1451 <require condition="ARMv8MML_NODSP_SP_GCC"/>
1452 <require Dendian="Little-endian"/>
1453 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1454 <condition id="ARMv8MML_DSP_SP_LE_GCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1455 <description>ARMv8MML, little endian, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1456 <require condition="ARMv8MML_DSP_SP_GCC"/>
1457 <require Dendian="Little-endian"/>
1458 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1459
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1460 <!-- IAR compiler -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1461 <condition id="CM0_IAR">
1462 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the IAR Compiler</description>
1463 <require condition="CM0"/>
1464 <require Tcompiler="IAR"/>
1465 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1466 <condition id="CM0_LE_IAR">
1467 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1468 <require condition="CM0_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1469 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1470 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1471 <condition id="CM0_BE_IAR">
1472 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1473 <require condition="CM0_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1474 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1475 </condition>
1476
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1477 <condition id="CM3_IAR">
1478 <description>Cortex-M3 or SC300 processor based device for the IAR Compiler</description>
1479 <require condition="CM3"/>
1480 <require Tcompiler="IAR"/>
1481 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1482 <condition id="CM3_LE_IAR">
1483 <description>Cortex-M3 or SC300 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1484 <require condition="CM3_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1485 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1486 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1487 <condition id="CM3_BE_IAR">
1488 <description>Cortex-M3 or SC300 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1489 <require condition="CM3_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1490 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1491 </condition>
1492
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1493 <condition id="CM4_IAR">
1494 <description>Cortex-M4 processor based device for the IAR Compiler</description>
1495 <require condition="CM4"/>
1496 <require Tcompiler="IAR"/>
1497 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1498 <condition id="CM4_LE_IAR">
1499 <description>Cortex-M4 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1500 <require condition="CM4_IAR"/>
1501 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1502 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1503 <condition id="CM4_BE_IAR">
1504 <description>Cortex-M4 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1505 <require condition="CM4_IAR"/>
1506 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1507 </condition>
1508
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1509 <condition id="CM4_FP_IAR">
1510 <description>Cortex-M4 processor based device using Floating Point Unit for the IAR Compiler</description>
1511 <require condition="CM4_FP"/>
1512 <require Tcompiler="IAR"/>
1513 </condition>
1514 <condition id="CM4_FP_LE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1515 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1516 <require condition="CM4_FP_IAR"/>
1517 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1518 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1519 <condition id="CM4_FP_BE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1520 <description>Cortex-M4 processor based device using Floating Point Unit in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1521 <require condition="CM4_FP_IAR"/>
1522 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1523 </condition>
1524
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1525 <condition id="CM7_IAR">
1526 <description>Cortex-M7 processor based device for the IAR Compiler</description>
1527 <require condition="CM7"/>
1528 <require Tcompiler="IAR"/>
1529 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1530 <condition id="CM7_LE_IAR">
1531 <description>Cortex-M7 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1532 <require condition="CM7_IAR"/>
1533 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1534 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1535 <condition id="CM7_BE_IAR">
1536 <description>Cortex-M7 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1537 <require condition="CM7_IAR"/>
1538 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1539 </condition>
1540
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1541 <condition id="CM7_FP_IAR">
1542 <description>Cortex-M7 processor based device using Floating Point Unit for the IAR Compiler</description>
1543 <require condition="CM7_FP"/>
1544 <require Tcompiler="IAR"/>
1545 </condition>
1546 <condition id="CM7_FP_LE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1547 <description>Cortex-M7 processor based device using Floating Point Unit in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1548 <require condition="CM7_FP_IAR"/>
1549 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1550 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1551 <condition id="CM7_FP_BE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1552 <description>Cortex-M7 processor based device using Floating Point Unit in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1553 <require condition="CM7_FP_IAR"/>
1554 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1555 </condition>
1556
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1557 <condition id="CM7_SP_IAR">
1558 <description>Cortex-M7 processor based device using Floating Point Unit (SP) for the IAR Compiler</description>
1559 <require condition="CM7_SP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1560 <require Tcompiler="IAR"/>
1561 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1562 <condition id="CM7_SP_LE_IAR">
1563 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the IAR Compiler</description>
1564 <require condition="CM7_SP_IAR"/>
1565 <require Dendian="Little-endian"/>
1566 </condition>
1567 <condition id="CM7_SP_BE_IAR">
1568 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the IAR Compiler</description>
1569 <require condition="CM7_SP_IAR"/>
1570 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1571 </condition>
1572
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1573 <condition id="CM7_DP_IAR">
1574 <description>Cortex-M7 processor based device using Floating Point Unit (DP) for the IAR Compiler</description>
1575 <require condition="CM7_DP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1576 <require Tcompiler="IAR"/>
1577 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1578 <condition id="CM7_DP_LE_IAR">
1579 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the IAR Compiler</description>
1580 <require condition="CM7_DP_IAR"/>
1581 <require Dendian="Little-endian"/>
1582 </condition>
1583 <condition id="CM7_DP_BE_IAR">
1584 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the IAR Compiler</description>
1585 <require condition="CM7_DP_IAR"/>
1586 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1587 </condition>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]1588
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1589 <!-- conditions selecting single devices and CMSIS Core -->
1590 <!-- used for component startup, GCC version is used for C-Startup -->
1591 <condition id="ARMCM0 CMSIS">
1592 <description>Generic ARM Cortex-M0 device startup and depends on CMSIS Core</description>
1593 <require Dvendor="ARM:82" Dname="ARMCM0"/>
1594 <require Cclass="CMSIS" Cgroup="CORE"/>
1595 </condition>
1596 <condition id="ARMCM0 CMSIS GCC">
1597 <description>Generic ARM Cortex-M0 device startup and depends on CMSIS Core requiring GCC</description>
1598 <require condition="ARMCM0 CMSIS"/>
1599 <require condition="GCC"/>
1600 </condition>
1601
1602 <condition id="ARMCM0+ CMSIS">
1603 <description>Generic ARM Cortex-M0+ device startup and depends on CMSIS Core</description>
1604 <require Dvendor="ARM:82" Dname="ARMCM0P"/>
1605 <require Cclass="CMSIS" Cgroup="CORE"/>
1606 </condition>
1607 <condition id="ARMCM0+ CMSIS GCC">
1608 <description>Generic ARM Cortex-M0+ device startup and depends CMSIS Core requiring GCC</description>
1609 <require condition="ARMCM0+ CMSIS"/>
1610 <require condition="GCC"/>
1611 </condition>
1612
1613 <condition id="ARMCM3 CMSIS">
1614 <description>Generic ARM Cortex-M3 device startup and depends on CMSIS Core</description>
1615 <require Dvendor="ARM:82" Dname="ARMCM3"/>
1616 <require Cclass="CMSIS" Cgroup="CORE"/>
1617 </condition>
1618 <condition id="ARMCM3 CMSIS GCC">
1619 <description>Generic ARM Cortex-M3 device startup and depends on CMSIS Core requiring GCC</description>
1620 <require condition="ARMCM3 CMSIS"/>
1621 <require condition="GCC"/>
1622 </condition>
1623
1624 <condition id="ARMCM4 CMSIS">
1625 <description>Generic ARM Cortex-M4 device startup and depends on CMSIS Core</description>
1626 <require Dvendor="ARM:82" Dname="ARMCM4*"/>
1627 <require Cclass="CMSIS" Cgroup="CORE"/>
1628 </condition>
1629 <condition id="ARMCM4 CMSIS GCC">
1630 <description>Generic ARM Cortex-M4 device startup and depends on CMSIS Core requiring GCC</description>
1631 <require condition="ARMCM4 CMSIS"/>
1632 <require condition="GCC"/>
1633 </condition>
1634
1635 <condition id="ARMCM7 CMSIS">
1636 <description>Generic ARM Cortex-M7 device startup and depends on CMSIS Core</description>
1637 <require Dvendor="ARM:82" Dname="ARMCM7*"/>
1638 <require Cclass="CMSIS" Cgroup="CORE"/>
1639 </condition>
1640 <condition id="ARMCM7 CMSIS GCC">
1641 <description>Generic ARM Cortex-M7 device startup and depends on CMSIS Core requiring GCC</description>
1642 <require condition="ARMCM7 CMSIS"/>
1643 <require condition="GCC"/>
1644 </condition>
1645
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1646 <condition id="ARMCM23 CMSIS">
1647 <description>Generic ARM Cortex-M23 device startup and depends on CMSIS Core</description>
1648 <require Dvendor="ARM:82" Dname="ARMCM23*"/>
1649 <require Cclass="CMSIS" Cgroup="CORE"/>
1650 </condition>
1651 <condition id="ARMCM23 CMSIS GCC">
1652 <description>Generic ARM Cortex-M23 device startup and depends on CMSIS Core requiring GCC</description>
1653 <require condition="ARMCM23 CMSIS"/>
1654 <require condition="GCC"/>
1655 </condition>
1656
1657 <condition id="ARMCM33 CMSIS">
1658 <description>Generic ARM Cortex-M33 device startup and depends on CMSIS Core</description>
1659 <require Dvendor="ARM:82" Dname="ARMCM33*"/>
1660 <require Cclass="CMSIS" Cgroup="CORE"/>
1661 </condition>
1662 <condition id="ARMCM33 CMSIS GCC">
1663 <description>Generic ARM Cortex-M33 device startup and depends on CMSIS Core requiring GCC</description>
1664 <require condition="ARMCM33 CMSIS"/>
1665 <require condition="GCC"/>
1666 </condition>
1667
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1668 <condition id="ARMSC000 CMSIS">
1669 <description>Generic ARM SC000 device startup and depends on CMSIS Core</description>
1670 <require Dvendor="ARM:82" Dname="ARMSC000"/>
1671 <require Cclass="CMSIS" Cgroup="CORE"/>
1672 </condition>
1673 <condition id="ARMSC000 CMSIS GCC">
1674 <description>Generic ARM SC000 device startup and depends on CMSIS Core requiring GCC</description>
1675 <require condition="ARMSC000 CMSIS"/>
1676 <require condition="GCC"/>
1677 </condition>
1678
1679 <condition id="ARMSC300 CMSIS">
1680 <description>Generic ARM SC300 device startup and depends on CMSIS Core</description>
1681 <require Dvendor="ARM:82" Dname="ARMSC300"/>
1682 <require Cclass="CMSIS" Cgroup="CORE"/>
1683 </condition>
1684 <condition id="ARMSC300 CMSIS GCC">
1685 <description>Generic ARM SC300 device startup and dependson CMSIS Core requiring GCC</description>
1686 <require condition="ARMSC300 CMSIS"/>
1687 <require condition="GCC"/>
1688 </condition>
1689
1690 <condition id="ARMv8MBL CMSIS">
1691 <description>Generic ARM ARMv8MBL device startup and depends on CMSIS Core</description>
1692 <require Dvendor="ARM:82" Dname="ARMv8MBL"/>
1693 <require Cclass="CMSIS" Cgroup="CORE"/>
1694 </condition>
1695 <condition id="ARMv8MBL CMSIS GCC">
1696 <description>Generic ARM ARMv8MBL device startup and depends on CMSIS Core requiring GCC</description>
1697 <require condition="ARMv8MBL CMSIS"/>
1698 <require condition="GCC"/>
1699 </condition>
1700
1701 <condition id="ARMv8MML CMSIS">
1702 <description>Generic ARM ARMv8MML device startup and depends on CMSIS Core</description>
1703 <require Dvendor="ARM:82" Dname="ARMv8MML*"/>
1704 <require Cclass="CMSIS" Cgroup="CORE"/>
1705 </condition>
1706 <condition id="ARMv8MML CMSIS GCC">
1707 <description>Generic ARM ARMv8MML device startup and depends on CMSIS Core requiring GCC</description>
1708 <require condition="ARMv8MML CMSIS"/>
1709 <require condition="GCC"/>
1710 </condition>
1711
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]1712 <condition id="ARMCA7 CMSIS">
1713 <description>Generic ARM Cortex-A7 device startup and depends on CMSIS Core</description>
1714 <require Dvendor="ARM:82" Dname="ARMCA7"/>
1715 <require Cclass="CMSIS" Cgroup="CORE"/>
1716 </condition>
1717
1718 <condition id="ARMCA9 CMSIS">
1719 <description>Generic ARM Cortex-A9 device startup and depends on CMSIS Core</description>
1720 <require Dvendor="ARM:82" Dname="ARMCA9"/>
1721 <require Cclass="CMSIS" Cgroup="CORE"/>
1722 </condition>
1723
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1724 <!-- CMSIS DSP -->
1725 <condition id="CMSIS DSP">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1726 <description>Components required for DSP</description>
1727 <require condition="ARMv6_7_8-M Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1728 <require condition="ARMCC GCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1729 <require Cclass="CMSIS" Cgroup="CORE"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1730 </condition>
1731
1732 <!-- RTOS RTX -->
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1733 <condition id="RTOS RTX">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1734 <description>Components required for RTOS RTX</description>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1735 <require condition="ARMv6_7-M Device"/>
1736 <require condition="ARMCC GCC IAR"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]1737 <require Cclass="Device" Cgroup="Startup"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1738 <deny Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]1739 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1740 <condition id="RTOS RTX5">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1741 <description>Components required for RTOS RTX5</description>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1742 <require condition="ARMv6_7_8-M Device"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]1743 <require condition="ARMCC GCC IAR"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1744 <require Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5"/>
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1745 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1746 <condition id="RTOS2 RTX5">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1747 <description>Components required for RTOS2 RTX5</description>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1748 <require condition="ARMv6_7_8-M Device"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]1749 <require condition="ARMCC GCC IAR"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1750 <require Cclass="CMSIS" Cgroup="CORE"/>
1751 <require Cclass="Device" Cgroup="Startup"/>
1752 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1753 <condition id="RTOS2 RTX5 NS">
1754 <description>Components required for RTOS2 RTX5 in Non-Secure Domain</description>
1755 <require condition="ARMv8-M TZ Device"/>
1756 <require condition="ARMCC GCC"/>
1757 <require Cclass="CMSIS" Cgroup="CORE"/>
1758 <require Cclass="Device" Cgroup="Startup"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1759 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1760
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1761 </conditions>
1762
1763 <components>
1764 <!-- CMSIS-Core component -->
Joachim Krech8cd76b42017-02-03 15:18:56 +0100[diff] [blame]1765 <component Cclass="CMSIS" Cgroup="CORE" Cversion="5.0.1" condition="ARMv6_7_8-M Device" >
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1766 <description>CMSIS-CORE for Cortex-M, SC000, SC300, ARMv8-M</description>
1767 <files>
1768 <!-- CPU independent -->
1769 <file category="doc" name="CMSIS/Documentation/Core/html/index.html"/>
1770 <file category="include" name="CMSIS/Include/"/>
Robert Rostoharb2e07162016-11-04 10:43:56 +0100[diff] [blame]1771 <file category="header" name="CMSIS/Include/tz_context.h" condition="ARMv8-M TZ Device"/>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]1772 <!-- Code template -->
Robert Rostohar0e71e882016-11-16 19:03:44 +0100[diff] [blame]1773 <file category="sourceC" attr="template" condition="ARMv8-M TZ Device" name="CMSIS/Core/Template/ARMv8-M/main_s.c" version="1.1.0" select="Secure mode 'main' module for ARMv8-M"/>
Robert Rostohar71f4dcf2016-11-16 19:06:01 +0100[diff] [blame]1774 <file category="sourceC" attr="template" condition="ARMv8-M TZ Device" name="CMSIS/Core/Template/ARMv8-M/tz_context.c" version="1.1.0" select="RTOS Context Management (TrustZone for ARMv8-M)" />
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1775 </files>
1776 </component>
1777
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]1778 <component Cclass="CMSIS" Cgroup="CORE" Cversion="1.0.0" condition="ARMv7-A Device" >
1779 <description>CMSIS-CORE for Cortex-A</description>
1780 <files>
1781 <!-- CPU independent -->
brondanib6bdb2c2017-03-02 16:15:52 +0100[diff] [blame^]1782 <file category="include" name="CMSIS/Core_A/Include/"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]1783 </files>
1784 </component>
1785
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1786 <!-- CMSIS-Startup components -->
1787 <!-- Cortex-M0 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1788 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM0 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1789 <description>System and Startup for Generic ARM Cortex-M0 device</description>
1790 <files>
1791 <!-- include folder / device header file -->
1792 <file category="header" name="Device/ARM/ARMCM0/Include/ARMCM0.h"/>
1793 <!-- startup / system file -->
1794 <file category="sourceAsm" name="Device/ARM/ARMCM0/Source/ARM/startup_ARMCM0.s" version="1.0.0" attr="config" condition="ARMCC"/>
1795 <file category="sourceAsm" name="Device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.S" version="1.0.0" attr="config" condition="GCC"/>
1796 <file category="linkerScript" name="Device/ARM/ARMCM0/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1797 <file category="sourceAsm" name="Device/ARM/ARMCM0/Source/IAR/startup_ARMCM0.s" version="1.0.0" attr="config" condition="IAR"/>
1798 <file category="sourceC" name="Device/ARM/ARMCM0/Source/system_ARMCM0.c" version="1.0.0" attr="config"/>
1799 </files>
1800 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1801 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM0 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1802 <description>System and Startup for Generic ARM Cortex-M0 device</description>
1803 <files>
1804 <!-- include folder / device header file -->
1805 <file category="header" name="Device/ARM/ARMCM0/Include/ARMCM0.h"/>
1806 <!-- startup / system file -->
1807 <file category="sourceC" name="Device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.c" version="1.0.0" attr="config" condition="GCC"/>
1808 <file category="linkerScript" name="Device/ARM/ARMCM0/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1809 <file category="sourceC" name="Device/ARM/ARMCM0/Source/system_ARMCM0.c" version="1.0.0" attr="config"/>
1810 </files>
1811 </component>
1812
1813 <!-- Cortex-M0+ -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1814 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM0+ CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1815 <description>System and Startup for Generic ARM Cortex-M0+ device</description>
1816 <files>
1817 <!-- include folder / device header file -->
1818 <file category="header" name="Device/ARM/ARMCM0plus/Include/ARMCM0plus.h"/>
1819 <!-- startup / system file -->
1820 <file category="sourceAsm" name="Device/ARM/ARMCM0plus/Source/ARM/startup_ARMCM0plus.s" version="1.0.0" attr="config" condition="ARMCC"/>
1821 <file category="sourceAsm" name="Device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.S" version="1.0.0" attr="config" condition="GCC"/>
1822 <file category="linkerScript" name="Device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1823 <file category="sourceAsm" name="Device/ARM/ARMCM0plus/Source/IAR/startup_ARMCM0plus.s" version="1.0.0" attr="config" condition="IAR"/>
1824 <file category="sourceC" name="Device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c" version="1.0.0" attr="config"/>
1825 </files>
1826 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1827 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM0+ CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1828 <description>System and Startup for Generic ARM Cortex-M0+ device</description>
1829 <files>
1830 <!-- include folder / device header file -->
1831 <file category="header" name="Device/ARM/ARMCM0plus/Include/ARMCM0plus.h"/>
1832 <!-- startup / system file -->
1833 <file category="sourceC" name="Device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.c" version="1.0.0" attr="config" condition="GCC"/>
1834 <file category="linkerScript" name="Device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1835 <file category="sourceC" name="Device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c" version="1.0.0" attr="config"/>
1836 </files>
1837 </component>
1838
1839 <!-- Cortex-M3 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1840 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM3 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1841 <description>System and Startup for Generic ARM Cortex-M3 device</description>
1842 <files>
1843 <!-- include folder / device header file -->
1844 <file category="header" name="Device/ARM/ARMCM3/Include/ARMCM3.h"/>
1845 <!-- startup / system file -->
1846 <file category="sourceAsm" name="Device/ARM/ARMCM3/Source/ARM/startup_ARMCM3.s" version="1.0.0" attr="config" condition="ARMCC"/>
1847 <file category="sourceAsm" name="Device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.S" version="1.0.0" attr="config" condition="GCC"/>
1848 <file category="linkerScript" name="Device/ARM/ARMCM3/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1849 <file category="sourceAsm" name="Device/ARM/ARMCM3/Source/IAR/startup_ARMCM3.s" version="1.0.0" attr="config" condition="IAR"/>
1850 <file category="sourceC" name="Device/ARM/ARMCM3/Source/system_ARMCM3.c" version="1.0.0" attr="config"/>
1851 </files>
1852 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1853 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM3 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1854 <description>System and Startup for Generic ARM Cortex-M3 device</description>
1855 <files>
1856 <!-- include folder / device header file -->
1857 <file category="header" name="Device/ARM/ARMCM3/Include/ARMCM3.h"/>
1858 <!-- startup / system file -->
1859 <file category="sourceC" name="Device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.c" version="1.0.0" attr="config" condition="GCC"/>
1860 <file category="linkerScript" name="Device/ARM/ARMCM3/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1861 <file category="sourceC" name="Device/ARM/ARMCM3/Source/system_ARMCM3.c" version="1.0.0" attr="config"/>
1862 </files>
1863 </component>
1864
1865 <!-- Cortex-M4 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1866 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM4 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1867 <description>System and Startup for Generic ARM Cortex-M4 device</description>
1868 <files>
1869 <!-- include folder / device header file -->
1870 <file category="include" name="Device/ARM/ARMCM4/Include/"/>
1871 <!-- startup / system file -->
1872 <file category="sourceAsm" name="Device/ARM/ARMCM4/Source/ARM/startup_ARMCM4.s" version="1.0.0" attr="config" condition="ARMCC"/>
1873 <file category="sourceAsm" name="Device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.S" version="1.0.0" attr="config" condition="GCC"/>
1874 <file category="linkerScript" name="Device/ARM/ARMCM4/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1875 <file category="sourceAsm" name="Device/ARM/ARMCM4/Source/IAR/startup_ARMCM4.s" version="1.0.0" attr="config" condition="IAR"/>
1876 <file category="sourceC" name="Device/ARM/ARMCM4/Source/system_ARMCM4.c" version="1.0.0" attr="config"/>
1877 </files>
1878 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1879 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM4 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1880 <description>System and Startup for Generic ARM Cortex-M4 device</description>
1881 <files>
1882 <!-- include folder / device header file -->
1883 <file category="include" name="Device/ARM/ARMCM4/Include/"/>
1884 <!-- startup / system file -->
1885 <file category="sourceC" name="Device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.c" version="1.0.0" attr="config" condition="GCC"/>
1886 <file category="linkerScript" name="Device/ARM/ARMCM4/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1887 <file category="sourceC" name="Device/ARM/ARMCM4/Source/system_ARMCM4.c" version="1.0.0" attr="config"/>
1888 </files>
1889 </component>
1890
1891 <!-- Cortex-M7 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1892 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM7 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1893 <description>System and Startup for Generic ARM Cortex-M7 device</description>
1894 <files>
1895 <!-- include folder / device header file -->
1896 <file category="include" name="Device/ARM/ARMCM7/Include/"/>
1897 <!-- startup / system file -->
1898 <file category="sourceAsm" name="Device/ARM/ARMCM7/Source/ARM/startup_ARMCM7.s" version="1.0.0" attr="config" condition="ARMCC"/>
1899 <file category="sourceAsm" name="Device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.S" version="1.0.0" attr="config" condition="GCC"/>
1900 <file category="linkerScript" name="Device/ARM/ARMCM7/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1901 <file category="sourceAsm" name="Device/ARM/ARMCM7/Source/IAR/startup_ARMCM7.s" version="1.0.0" attr="config" condition="IAR"/>
1902 <file category="sourceC" name="Device/ARM/ARMCM7/Source/system_ARMCM7.c" version="1.0.0" attr="config"/>
1903 </files>
1904 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1905 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM7 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1906 <description>System and Startup for Generic ARM Cortex-M7 device</description>
1907 <files>
1908 <!-- include folder / device header file -->
1909 <file category="include" name="Device/ARM/ARMCM7/Include/"/>
1910 <!-- startup / system file -->
1911 <file category="sourceC" name="Device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.c" version="1.0.0" attr="config" condition="GCC"/>
1912 <file category="linkerScript" name="Device/ARM/ARMCM7/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1913 <file category="sourceC" name="Device/ARM/ARMCM7/Source/system_ARMCM7.c" version="1.0.0" attr="config"/>
1914 </files>
1915 </component>
1916
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1917 <!-- Cortex-M23 -->
1918 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMCM23 CMSIS">
1919 <description>System and Startup for Generic ARM Cortex-M23 device</description>
1920 <files>
1921 <!-- include folder / device header file -->
1922 <file category="include" name="Device/ARM/ARMCM23/Include/"/>
1923 <!-- startup / system file -->
1924 <file category="sourceAsm" name="Device/ARM/ARMCM23/Source/ARM/startup_ARMCM23.s" version="1.0.0" attr="config" condition="ARMCC"/>
1925 <file category="sourceAsm" name="Device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.S" version="1.0.0" attr="config" condition="GCC"/>
1926 <file category="linkerScript" name="Device/ARM/ARMCM23/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1927 <file category="sourceC" name="Device/ARM/ARMCM23/Source/system_ARMCM23.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
1928 <!-- SAU configuration -->
1929 <file category="header" name="Device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h" version="1.0.0" attr="config" condition="ARMv8-M TZ Device"/>
1930 </files>
1931 </component>
1932 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.0" condition="ARMCM23 CMSIS GCC">
1933 <description>System and Startup for Generic ARM Cortex-M23 device</description>
1934 <files>
1935 <!-- include folder / device header file -->
1936 <file category="include" name="Device/ARM/ARMCM23/Include/"/>
1937 <!-- startup / system file -->
1938 <file category="sourceC" name="Device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.c" version="1.0.0" attr="config" condition="GCC"/>
1939 <file category="linkerScript" name="Device/ARM/ARMCM23/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1940 <file category="sourceC" name="Device/ARM/ARMCM23/Source/system_ARMCM23.c" version="1.0.0" attr="config"/>
1941 <!-- SAU configuration -->
1942 <file category="header" name="Device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h" version="1.0.0" attr="config" condition="ARMv8-M TZ Device"/>
1943 </files>
1944 </component>
1945
1946 <!-- Cortex-M33 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1947 <component Cclass="Device" Cgroup="Startup" Cversion="1.1.0" condition="ARMCM33 CMSIS">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1948 <description>System and Startup for Generic ARM Cortex-M33 device</description>
1949 <files>
1950 <!-- include folder / device header file -->
1951 <file category="include" name="Device/ARM/ARMCM33/Include/"/>
1952 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1953 <file category="sourceAsm" name="Device/ARM/ARMCM33/Source/ARM/startup_ARMCM33.s" version="1.0.0" attr="config" condition="ARMCC"/>
1954 <file category="sourceAsm" name="Device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.S" version="1.0.0" attr="config" condition="GCC"/>
1955 <file category="linkerScript" name="Device/ARM/ARMCM33/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1956 <file category="sourceC" name="Device/ARM/ARMCM33/Source/system_ARMCM33.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1957 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1958 <file category="header" name="Device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1959 </files>
1960 </component>
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1961 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.1.0" condition="ARMCM33 CMSIS GCC">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1962 <description>System and Startup for Generic ARM Cortex-M33 device</description>
1963 <files>
1964 <!-- include folder / device header file -->
1965 <file category="include" name="Device/ARM/ARMCM33/Include/"/>
1966 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1967 <file category="sourceC" name="Device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.c" version="1.0.0" attr="config" condition="GCC"/>
1968 <file category="linkerScript" name="Device/ARM/ARMCM33/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1969 <file category="sourceC" name="Device/ARM/ARMCM33/Source/system_ARMCM33.c" version="1.0.0" attr="config"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1970 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1971 <file category="header" name="Device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1972 </files>
1973 </component>
1974
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1975 <!-- Cortex-SC000 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1976 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMSC000 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1977 <description>System and Startup for Generic ARM SC000 device</description>
1978 <files>
1979 <!-- include folder / device header file -->
1980 <file category="header" name="Device/ARM/ARMSC000/Include/ARMSC000.h"/>
1981 <!-- startup / system file -->
1982 <file category="sourceAsm" name="Device/ARM/ARMSC000/Source/ARM/startup_ARMSC000.s" version="1.0.0" attr="config" condition="ARMCC"/>
1983 <file category="sourceAsm" name="Device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.S" version="1.0.0" attr="config" condition="GCC"/>
1984 <file category="linkerScript" name="Device/ARM/ARMSC000/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1985 <file category="sourceAsm" name="Device/ARM/ARMSC000/Source/IAR/startup_ARMSC000.s" version="1.0.0" attr="config" condition="IAR"/>
1986 <file category="sourceC" name="Device/ARM/ARMSC000/Source/system_ARMSC000.c" version="1.0.0" attr="config"/>
1987 </files>
1988 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1989 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMSC000 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1990 <description>System and Startup for Generic ARM SC000 device</description>
1991 <files>
1992 <!-- include folder / device header file -->
1993 <file category="header" name="Device/ARM/ARMSC000/Include/ARMSC000.h"/>
1994 <!-- startup / system file -->
1995 <file category="sourceC" name="Device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.c" version="1.0.0" attr="config" condition="GCC"/>
1996 <file category="linkerScript" name="Device/ARM/ARMSC000/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1997 <file category="sourceC" name="Device/ARM/ARMSC000/Source/system_ARMSC000.c" version="1.0.0" attr="config"/>
1998 </files>
1999 </component>
2000
2001 <!-- Cortex-SC300 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2002 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMSC300 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2003 <description>System and Startup for Generic ARM SC300 device</description>
2004 <files>
2005 <!-- include folder / device header file -->
2006 <file category="header" name="Device/ARM/ARMSC300/Include/ARMSC300.h"/>
2007 <!-- startup / system file -->
2008 <file category="sourceAsm" name="Device/ARM/ARMSC300/Source/ARM/startup_ARMSC300.s" version="1.0.0" attr="config" condition="ARMCC"/>
2009 <file category="sourceAsm" name="Device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.S" version="1.0.0" attr="config" condition="GCC"/>
2010 <file category="linkerScript" name="Device/ARM/ARMSC300/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2011 <file category="sourceAsm" name="Device/ARM/ARMSC300/Source/IAR/startup_ARMSC300.s" version="1.0.0" attr="config" condition="IAR"/>
2012 <file category="sourceC" name="Device/ARM/ARMSC300/Source/system_ARMSC300.c" version="1.0.0" attr="config"/>
2013 </files>
2014 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2015 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMSC300 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2016 <description>System and Startup for Generic ARM SC300 device</description>
2017 <files>
2018 <!-- include folder / device header file -->
2019 <file category="header" name="Device/ARM/ARMSC300/Include/ARMSC300.h"/>
2020 <!-- startup / system file -->
2021 <file category="sourceC" name="Device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.c" version="1.0.0" attr="config" condition="GCC"/>
2022 <file category="linkerScript" name="Device/ARM/ARMSC300/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2023 <file category="sourceC" name="Device/ARM/ARMSC300/Source/system_ARMSC300.c" version="1.0.0" attr="config"/>
2024 </files>
2025 </component>
2026
2027 <!-- ARMv8MBL -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2028 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMv8MBL CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2029 <description>System and Startup for Generic ARM ARMv8MBL device</description>
2030 <files>
2031 <!-- include folder / device header file -->
2032 <file category="include" name="Device/ARM/ARMv8MBL/Include/"/>
2033 <!-- startup / system file -->
2034 <file category="sourceAsm" name="Device/ARM/ARMv8MBL/Source/ARM/startup_ARMv8MBL.s" version="1.0.0" attr="config" condition="ARMCC"/>
2035 <file category="sourceAsm" name="Device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.S" version="1.0.0" attr="config" condition="GCC"/>
2036 <file category="linkerScript" name="Device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2037 <file category="sourceC" name="Device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
2038 <!-- SAU configuration -->
2039 <file category="header" name="Device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h" version="1.0.0" attr="config"/>
2040 </files>
2041 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2042 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.0" condition="ARMv8MBL CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2043 <description>System and Startup for Generic ARM ARMv8MBL device</description>
2044 <files>
2045 <!-- include folder / device header file -->
2046 <file category="include" name="Device/ARM/ARMv8MBL/Include/"/>
2047 <!-- startup / system file -->
2048 <file category="sourceC" name="Device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.c" version="1.0.0" attr="config" condition="GCC"/>
2049 <file category="linkerScript" name="Device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2050 <file category="sourceC" name="Device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c" version="1.0.0" attr="config"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2051 <!-- SAU configuration -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2052 <file category="header" name="Device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h" version="1.0.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2053 </files>
2054 </component>
2055
2056 <!-- ARMv8MML -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2057 <component Cclass="Device" Cgroup="Startup" Cversion="1.1.0" condition="ARMv8MML CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2058 <description>System and Startup for Generic ARM ARMv8MML device</description>
2059 <files>
2060 <!-- include folder / device header file -->
2061 <file category="include" name="Device/ARM/ARMv8MML/Include/"/>
2062 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2063 <file category="sourceAsm" name="Device/ARM/ARMv8MML/Source/ARM/startup_ARMv8MML.s" version="1.0.0" attr="config" condition="ARMCC"/>
2064 <file category="sourceAsm" name="Device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.S" version="1.0.0" attr="config" condition="GCC"/>
2065 <file category="linkerScript" name="Device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2066 <file category="sourceC" name="Device/ARM/ARMv8MML/Source/system_ARMv8MML.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2067 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2068 <file category="header" name="Device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2069 </files>
2070 </component>
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2071 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.1.0" condition="ARMv8MML CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2072 <description>System and Startup for Generic ARM ARMv8MML device</description>
2073 <files>
2074 <!-- include folder / device header file -->
2075 <file category="include" name="Device/ARM/ARMv8MML/Include/"/>
2076 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2077 <file category="sourceC" name="Device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.c" version="1.0.0" attr="config" condition="GCC"/>
2078 <file category="linkerScript" name="Device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2079 <file category="sourceC" name="Device/ARM/ARMv8MML/Source/system_ARMv8MML.c" version="1.0.0" attr="config"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2080 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2081 <file category="header" name="Device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2082 </files>
2083 </component>
2084
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2085 <!-- Cortex-A7 -->
2086 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMCA7 CMSIS">
2087 <description>System and Startup for Generic ARM Cortex-A7 device</description>
2088 <files>
2089 <!-- include folder / device header file -->
2090 <file category="include" name="Device/ARM/ARMCA7/Include/"/>
2091 <!-- startup / system / mmu files -->
Daniel Brondani44b26e02017-03-01 10:56:18 +0100[diff] [blame]2092 <file category="sourceC" name="Device/ARM/ARMCA7/Source/ARM/startup_ARMCA7.c" version="1.0.0" attr="config" condition="ARMCC"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2093 <file category="sourceC" name="Device/ARM/ARMCA7/Source/system_ARMCA7.c" version="1.0.0" attr="config"/>
2094 <file category="sourceC" name="Device/ARM/ARMCA7/Source/mmu_ARMCA7.c" version="1.0.0" attr="config"/>
Daniel Brondani44b26e02017-03-01 10:56:18 +0100[diff] [blame]2095 <file category="header" name="Device/ARM/ARMCA7/Include/system_ARMCA7.h" version="1.0.0" attr="config"/>
2096 <file category="header" name="Device/ARM/ARMCA7/Include/mem_ARMCA7.h" version="1.0.0" attr="config"/>
2097 <file category="linkerScript" name="Device/ARM/ARMCA7/Source/ARM/ARMCA7.sct" version="1.0.0" attr="config"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2098 </files>
2099 </component>
2100
2101 <!-- Cortex-A9 -->
2102 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMCA9 CMSIS">
2103 <description>System and Startup for Generic ARM Cortex-A9 device</description>
2104 <files>
2105 <!-- include folder / device header file -->
2106 <file category="include" name="Device/ARM/ARMCA9/Include/"/>
2107 <!-- startup / system / mmu files -->
Daniel Brondani44b26e02017-03-01 10:56:18 +0100[diff] [blame]2108 <file category="sourceC" name="Device/ARM/ARMCA9/Source/ARM/startup_ARMCA9.c" version="1.0.0" attr="config" condition="ARMCC"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2109 <file category="sourceC" name="Device/ARM/ARMCA9/Source/system_ARMCA9.c" version="1.0.0" attr="config"/>
2110 <file category="sourceC" name="Device/ARM/ARMCA9/Source/mmu_ARMCA9.c" version="1.0.0" attr="config"/>
Daniel Brondani44b26e02017-03-01 10:56:18 +0100[diff] [blame]2111 <file category="header" name="Device/ARM/ARMCA9/Include/system_ARMCA9.h" version="1.0.0" attr="config"/>
2112 <file category="header" name="Device/ARM/ARMCA9/Include/mem_ARMCA9.h" version="1.0.0" attr="config"/>
2113 <file category="linkerScript" name="Device/ARM/ARMCA9/Source/ARM/ARMCA9.sct" version="1.0.0" attr="config"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2114 </files>
2115 </component>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2116
2117 <!-- CMSIS-DSP component -->
Martin Günther1b4ba8f2017-02-02 14:38:48 +0100[diff] [blame]2118 <component Cclass="CMSIS" Cgroup="DSP" Cversion="1.5.1" condition="CMSIS DSP">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2119 <description>CMSIS-DSP Library for Cortex-M, SC000, and SC300</description>
2120 <files>
2121 <!-- CPU independent -->
2122 <file category="doc" name="CMSIS/Documentation/DSP/html/index.html"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2123 <file category="header" name="CMSIS/Include/arm_math.h"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2124
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2125 <!-- CPU and Compiler dependent -->
2126 <!-- ARMCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2127 <file category="library" condition="CM0_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM0l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2128 <file category="library" condition="CM0_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM0b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2129 <file category="library" condition="CM3_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM3l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2130 <file category="library" condition="CM3_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM3b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2131 <file category="library" condition="CM4_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2132 <file category="library" condition="CM4_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2133 <file category="library" condition="CM4_FP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4lf_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2134 <file category="library" condition="CM4_FP_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4bf_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2135 <file category="library" condition="CM7_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2136 <file category="library" condition="CM7_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2137 <file category="library" condition="CM7_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7lfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2138 <file category="library" condition="CM7_SP_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7bfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2139 <file category="library" condition="CM7_DP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7lfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2140 <file category="library" condition="CM7_DP_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7bfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]2141
2142 <file category="library" condition="CM23_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MBLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2143 <file category="library" condition="CM33_NODSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2144 <file category="library" condition="CM33_DSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLld_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2145 <file category="library" condition="CM33_NODSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLlfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2146 <file category="library" condition="CM33_DSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLldfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2147 <file category="library" condition="ARMv8MBL_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MBLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2148 <file category="library" condition="ARMv8MML_NODSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2149 <file category="library" condition="ARMv8MML_DSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLld_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2150 <file category="library" condition="ARMv8MML_NODSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLlfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2151 <file category="library" condition="ARMv8MML_DSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLldfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2152 <!--file category="library" condition="ARMv8MML_DP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLlfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/-->
2153 <!--file category="library" condition="ARMv8MML_DSP_DP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLldfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/-->
2154
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2155 <!-- GCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2156 <file category="library" condition="CM0_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM0l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2157 <file category="library" condition="CM3_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM3l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2158 <file category="library" condition="CM4_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM4l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2159 <file category="library" condition="CM4_FP_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM4lf_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2160 <file category="library" condition="CM7_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM7l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2161 <file category="library" condition="CM7_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM7lfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2162 <file category="library" condition="CM7_DP_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM7lfdp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]2163
2164 <file category="library" condition="CM23_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MBLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2165 <file category="library" condition="CM33_NODSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2166 <file category="library" condition="CM33_DSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLld_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2167 <file category="library" condition="CM33_NODSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLlfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2168 <file category="library" condition="CM33_DSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLldfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2169 <file category="library" condition="ARMv8MBL_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MBLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2170 <file category="library" condition="ARMv8MML_NODSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2171 <file category="library" condition="ARMv8MML_DSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLld_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2172 <file category="library" condition="ARMv8MML_NODSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLlfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2173 <file category="library" condition="ARMv8MML_DSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLldfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2174 <!--file category="library" condition="ARMv8MML_DP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLlfdp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/-->
2175 <!--file category="library" condition="ARMv8MML_DSP_DP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLldfdp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/-->
2176
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2177 </files>
2178 </component>
2179
2180 <!-- CMSIS-RTOS Keil RTX component -->
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]2181 <component Cclass="CMSIS" Cgroup="RTOS" Csub="Keil RTX" Cversion="4.81.0" Capiversion="1.0.0" condition="RTOS RTX">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2182 <description>CMSIS-RTOS RTX implementation for Cortex-M, SC000, and SC300</description>
2183 <RTE_Components_h>
2184 <!-- the following content goes into file 'RTE_Components.h' -->
2185 #define RTE_CMSIS_RTOS /* CMSIS-RTOS */
2186 #define RTE_CMSIS_RTOS_RTX /* CMSIS-RTOS Keil RTX */
2187 </RTE_Components_h>
2188 <files>
2189 <!-- CPU independent -->
bruneu01f9c01952016-09-13 16:28:46 +0200[diff] [blame]2190 <file category="doc" name="CMSIS/Documentation/RTOS/html/rtxImplementation.html"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2191 <file category="header" name="CMSIS/RTOS/RTX/INC/cmsis_os.h"/>
2192 <file category="source" attr="config" name="CMSIS/RTOS/RTX/Templates/RTX_Conf_CM.c" version="4.70.1"/>
2193
2194 <!-- RTX templates -->
2195 <file category="header" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/osObjects.h" select="CMSIS-RTOS 'main' function"/>
2196 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/main.c" select="CMSIS-RTOS 'main' function"/>
2197 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/MailQueue.c" select="CMSIS-RTOS Mail Queue"/>
2198 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/MemPool.c" select="CMSIS-RTOS Memory Pool"/>
2199 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/MsgQueue.c" select="CMSIS-RTOS Message Queue"/>
2200 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Mutex.c" select="CMSIS-RTOS Mutex"/>
2201 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Semaphore.c" select="CMSIS-RTOS Semaphore"/>
2202 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Thread.c" select="CMSIS-RTOS Thread"/>
2203 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Timer.c" select="CMSIS-RTOS Timer"/>
2204 <!-- tool-chain specific template file -->
2205 <file category="source" attr="template" condition="ARMCC" name="CMSIS/RTOS/RTX/SRC/ARM/SVC_Table.s" select="CMSIS-RTOS User SVC"/>
2206 <file category="source" attr="template" condition="GCC" name="CMSIS/RTOS/RTX/SRC/GCC/SVC_Table.S" select="CMSIS-RTOS User SVC"/>
2207 <file category="source" attr="template" condition="IAR" name="CMSIS/RTOS/RTX/SRC/IAR/SVC_Table.s" select="CMSIS-RTOS User SVC"/>
2208
2209 <!-- CPU and Compiler dependent -->
2210 <!-- ARMCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2211 <file category="library" condition="CM0_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM0.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2212 <file category="library" condition="CM0_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM0_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2213 <file category="library" condition="CM3_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2214 <file category="library" condition="CM3_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2215 <file category="library" condition="CM4_LE_ARMCC_STD" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2216 <file category="library" condition="CM4_LE_ARMCC_IFX" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_IFX.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2217 <file category="library" condition="CM4_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2218 <file category="library" condition="CM4_FP_LE_ARMCC_STD" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2219 <file category="library" condition="CM4_FP_LE_ARMCC_IFX" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4_IFX.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2220 <file category="library" condition="CM4_FP_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2221 <file category="library" condition="CM7_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2222 <file category="library" condition="CM7_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2223 <file category="library" condition="CM7_FP_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2224 <file category="library" condition="CM7_FP_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2225 <!-- GCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2226 <file category="library" condition="CM0_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM0.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2227 <file category="library" condition="CM0_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM0_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2228 <file category="library" condition="CM3_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2229 <file category="library" condition="CM3_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2230 <file category="library" condition="CM4_LE_GCC_STD" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2231 <file category="library" condition="CM4_LE_GCC_IFX" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_IFX.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2232 <file category="library" condition="CM4_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2233 <file category="library" condition="CM4_FP_LE_GCC_STD" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2234 <file category="library" condition="CM4_FP_LE_GCC_IFX" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4_IFX.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2235 <file category="library" condition="CM4_FP_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2236 <file category="library" condition="CM7_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2237 <file category="library" condition="CM7_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2238 <file category="library" condition="CM7_FP_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2239 <file category="library" condition="CM7_FP_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2240 <!-- IAR -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2241 <file category="library" condition="CM0_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM0.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2242 <file category="library" condition="CM0_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM0_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2243 <file category="library" condition="CM3_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2244 <file category="library" condition="CM3_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2245 <file category="library" condition="CM4_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2246 <file category="library" condition="CM4_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2247 <file category="library" condition="CM4_FP_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2248 <file category="library" condition="CM4_FP_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2249 <file category="library" condition="CM7_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2250 <file category="library" condition="CM7_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2251 <file category="library" condition="CM7_FP_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2252 <file category="library" condition="CM7_FP_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2253 </files>
2254 </component>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2255
2256 <!-- CMSIS-RTOS Keil RTX5 component -->
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]2257 <component Cclass="CMSIS" Cgroup="RTOS" Csub="Keil RTX5" Cversion="5.1.0" Capiversion="1.0.0" condition="RTOS RTX5">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]2258 <description>CMSIS-RTOS RTX5 implementation for Cortex-M, SC000, and SC300</description>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2259 <RTE_Components_h>
2260 <!-- the following content goes into file 'RTE_Components.h' -->
2261 #define RTE_CMSIS_RTOS /* CMSIS-RTOS */
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]2262 #define RTE_CMSIS_RTOS_RTX5 /* CMSIS-RTOS Keil RTX5 */
2263 </RTE_Components_h>
2264 <files>
2265 <!-- RTX header file -->
2266 <file category="header" name="CMSIS/RTOS2/RTX/Include1/cmsis_os.h"/>
2267 <!-- RTX compatibility module for API V1 -->
2268 <file category="source" name="CMSIS/RTOS2/RTX/Library/cmsis_os1.c"/>
2269 </files>
2270 </component>
2271
2272 <!-- CMSIS-RTOS2 Keil RTX5 component -->
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]2273 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Library" Cversion="5.1.0" Capiversion="2.1.0" condition="RTOS2 RTX5">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2274 <description>CMSIS-RTOS2 RTX5 for Cortex-M, SC000, C300 and ARMv8-M (Library)</description>
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]2275 <RTE_Components_h>
2276 <!-- the following content goes into file 'RTE_Components.h' -->
2277 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2278 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2279 </RTE_Components_h>
2280 <files>
2281 <!-- RTX documentation -->
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2282 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2283
2284 <!-- RTX header files -->
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2285 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2286
2287 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2288 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2289 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2290
2291 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2292 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2293 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2294 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2295 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2296 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2297 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2298 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
2299 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.0" select="CMSIS-RTOS2 Timer"/>
Matthias Hertelb73eaf32016-07-22 15:18:56 +0200[diff] [blame]2300 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2301
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2302 <!-- RTX library configuration -->
2303 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
2304
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2305 <!-- RTX libraries (CPU and Compiler dependent) -->
2306 <!-- ARMCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2307 <file category="library" condition="CM0_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM0.lib" src="CMSIS/RTOS2/RTX/Source"/>
2308 <file category="library" condition="CM3_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM3.lib" src="CMSIS/RTOS2/RTX/Source"/>
2309 <file category="library" condition="CM4_LE_ARMCC_STD" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM3.lib" src="CMSIS/RTOS2/RTX/Source"/>
2310 <file category="library" condition="CM4_FP_LE_ARMCC_STD" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM4F.lib" src="CMSIS/RTOS2/RTX/Source"/>
2311 <file category="library" condition="CM7_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM3.lib" src="CMSIS/RTOS2/RTX/Source"/>
2312 <file category="library" condition="CM7_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM4F.lib" src="CMSIS/RTOS2/RTX/Source"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2313 <file category="library" condition="CM23_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MB.lib" src="CMSIS/RTOS2/RTX/Source"/>
2314 <file category="library" condition="CM33_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MM.lib" src="CMSIS/RTOS2/RTX/Source"/>
2315 <file category="library" condition="CM33_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMF.lib" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2316 <file category="library" condition="ARMv8MBL_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MB.lib" src="CMSIS/RTOS2/RTX/Source"/>
2317 <file category="library" condition="ARMv8MML_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MM.lib" src="CMSIS/RTOS2/RTX/Source"/>
2318 <file category="library" condition="ARMv8MML_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMF.lib" src="CMSIS/RTOS2/RTX/Source"/>
2319 <!-- GCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2320 <file category="library" condition="CM0_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM0.a" src="CMSIS/RTOS2/RTX/Source"/>
2321 <file category="library" condition="CM3_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2322 <file category="library" condition="CM4_LE_GCC_STD" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2323 <file category="library" condition="CM4_FP_LE_GCC_STD" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
2324 <file category="library" condition="CM7_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2325 <file category="library" condition="CM7_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2326 <file category="library" condition="CM23_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MB.a" src="CMSIS/RTOS2/RTX/Source"/>
2327 <file category="library" condition="CM33_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MM.a" src="CMSIS/RTOS2/RTX/Source"/>
2328 <file category="library" condition="CM33_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMF.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2329 <file category="library" condition="ARMv8MBL_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MB.a" src="CMSIS/RTOS2/RTX/Source"/>
2330 <file category="library" condition="ARMv8MML_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MM.a" src="CMSIS/RTOS2/RTX/Source"/>
2331 <file category="library" condition="ARMv8MML_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMF.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]2332 <!-- IAR -->
2333 <file category="library" condition="CM0_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM0.a" src="CMSIS/RTOS2/RTX/Source"/>
2334 <file category="library" condition="CM3_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2335 <file category="library" condition="CM4_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2336 <file category="library" condition="CM4_FP_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
2337 <file category="library" condition="CM7_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2338 <file category="library" condition="CM7_FP_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2339 </files>
2340 </component>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]2341 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Library_NS" Cversion="5.1.0" Capiversion="2.1.0" condition="RTOS2 RTX5 NS">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2342 <description>CMSIS-RTOS2 RTX5 for ARMv8-M Non-Secure Domain (Library)</description>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2343 <RTE_Components_h>
2344 <!-- the following content goes into file 'RTE_Components.h' -->
2345 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2346 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2347 #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 ARMv8-M Non-secure domain */
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2348 </RTE_Components_h>
2349 <files>
2350 <!-- RTX documentation -->
2351 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2352
2353 <!-- RTX header files -->
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2354 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2355
2356 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2357 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2358 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2359
2360 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2361 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2362 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2363 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2364 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2365 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2366 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2367 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
2368 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.0" select="CMSIS-RTOS2 Timer"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2369 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2370
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2371 <!-- RTX library configuration -->
2372 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
2373
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2374 <!-- RTX libraries (CPU and Compiler dependent) -->
2375 <!-- ARMCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2376 <file category="library" condition="CM23_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MBN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2377 <file category="library" condition="CM33_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2378 <file category="library" condition="CM33_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMFN.lib" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2379 <file category="library" condition="ARMv8MBL_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MBN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2380 <file category="library" condition="ARMv8MML_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2381 <file category="library" condition="ARMv8MML_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMFN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2382 <!-- GCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2383 <file category="library" condition="CM23_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MBN.a" src="CMSIS/RTOS2/RTX/Source"/>
2384 <file category="library" condition="CM33_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMN.a" src="CMSIS/RTOS2/RTX/Source"/>
2385 <file category="library" condition="CM33_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMFN.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2386 <file category="library" condition="ARMv8MBL_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MBN.a" src="CMSIS/RTOS2/RTX/Source"/>
2387 <file category="library" condition="ARMv8MML_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMN.a" src="CMSIS/RTOS2/RTX/Source"/>
2388 <file category="library" condition="ARMv8MML_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMFN.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2389 </files>
2390 </component>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]2391 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source" Cversion="5.1.0" Capiversion="2.1.0" condition="RTOS2 RTX5">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2392 <description>CMSIS-RTOS2 RTX5 for Cortex-M, SC000, C300 and ARMv8-M (Source)</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2393 <RTE_Components_h>
2394 <!-- the following content goes into file 'RTE_Components.h' -->
2395 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2396 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2397 #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2398 </RTE_Components_h>
2399 <files>
2400 <!-- RTX documentation -->
2401 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2402
2403 <!-- RTX header files -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2404 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2405
2406 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2407 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2408 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2409
2410 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2411 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2412 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2413 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2414 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2415 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2416 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2417 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
2418 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.0" select="CMSIS-RTOS2 Timer"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2419 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2420
2421 <!-- RTX sources (core) -->
2422 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_kernel.c"/>
2423 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_thread.c"/>
2424 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_delay.c"/>
2425 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_timer.c"/>
2426 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evflags.c"/>
2427 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mutex.c"/>
2428 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_semaphore.c"/>
2429 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_memory.c"/>
2430 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mempool.c"/>
2431 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c"/>
2432 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_system.c"/>
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2433 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evr.c"/>
2434 <!-- RTX sources (library configuration) -->
2435 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2436 <!-- RTX sources (handlers ARMCC) -->
2437 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.s" condition="CM0_ARMCC"/>
2438 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s" condition="CM3_ARMCC"/>
2439 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s" condition="CM4_ARMCC"/>
2440 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.s" condition="CM4_FP_ARMCC"/>
2441 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s" condition="CM7_ARMCC"/>
2442 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.s" condition="CM7_FP_ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2443 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.s" condition="CM23_ARMCC"/>
2444 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="CM33_ARMCC"/>
2445 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="CM33_FP_ARMCC"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2446 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.s" condition="ARMv8MBL_ARMCC"/>
2447 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="ARMv8MML_ARMCC"/>
2448 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="ARMv8MML_FP_ARMCC"/>
2449 <!-- RTX sources (handlers GCC) -->
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]2450 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm0.S" condition="CM0_GCC"/>
2451 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S" condition="CM3_GCC"/>
2452 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S" condition="CM4_GCC"/>
2453 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm4f.S" condition="CM4_FP_GCC"/>
2454 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S" condition="CM7_GCC"/>
2455 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm4f.S" condition="CM7_FP_GCC"/>
2456 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl.S" condition="CM23_GCC"/>
2457 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml.S" condition="CM33_GCC"/>
2458 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp.S" condition="CM33_FP_GCC"/>
2459 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl.S" condition="ARMv8MBL_GCC"/>
2460 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml.S" condition="ARMv8MML_GCC"/>
2461 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp.S" condition="ARMv8MML_FP_GCC"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]2462 <!-- RTX sources (handlers IAR) -->
2463 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.s" condition="CM0_IAR"/>
2464 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s" condition="CM3_IAR"/>
2465 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s" condition="CM4_IAR"/>
2466 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.s" condition="CM4_FP_IAR"/>
2467 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s" condition="CM7_IAR"/>
2468 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.s" condition="CM7_FP_IAR"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2469 </files>
2470 </component>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]2471 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source_NS" Cversion="5.1.0" Capiversion="2.1.0" condition="RTOS2 RTX5 NS">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2472 <description>CMSIS-RTOS2 RTX5 for ARMv8-M Non-Secure Domain (Source)</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2473 <RTE_Components_h>
2474 <!-- the following content goes into file 'RTE_Components.h' -->
2475 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2476 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2477 #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2478 #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 ARMv8-M Non-secure domain */
2479 </RTE_Components_h>
2480 <files>
2481 <!-- RTX documentation -->
2482 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2483
2484 <!-- RTX header files -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2485 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2486
2487 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2488 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2489 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2490
2491 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2492 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2493 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2494 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2495 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2496 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2497 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2498 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
2499 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.0" select="CMSIS-RTOS2 Timer"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2500 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2501
2502 <!-- RTX sources (core) -->
2503 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_kernel.c"/>
2504 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_thread.c"/>
2505 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_delay.c"/>
2506 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_timer.c"/>
2507 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evflags.c"/>
2508 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mutex.c"/>
2509 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_semaphore.c"/>
2510 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_memory.c"/>
2511 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mempool.c"/>
2512 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c"/>
2513 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_system.c"/>
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2514 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evr.c"/>
2515 <!-- RTX sources (library configuration) -->
2516 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2517 <!-- RTX sources (ARMCC handlers) -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2518 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl_ns.s" condition="CM23_ARMCC"/>
2519 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="CM33_ARMCC"/>
2520 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="CM33_FP_ARMCC"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2521 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl_ns.s" condition="ARMv8MBL_ARMCC"/>
2522 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="ARMv8MML_ARMCC"/>
2523 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="ARMv8MML_FP_ARMCC"/>
2524 <!-- RTX sources (GCC handlers) -->
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]2525 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl_ns.S" condition="CM23_GCC"/>
2526 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_ns.S" condition="CM33_GCC"/>
2527 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp_ns.S" condition="CM33_FP_GCC"/>
2528 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl_ns.S" condition="ARMv8MBL_GCC"/>
2529 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_ns.S" condition="ARMv8MML_GCC"/>
2530 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp_ns.S" condition="ARMv8MML_FP_GCC"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2531 </files>
2532 </component>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2533
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2534 </components>
2535
2536 <boards>
2537 <board name="uVision Simulator" vendor="Keil">
2538 <description>uVision Simulator</description>
2539 <mountedDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM0"/>
2540 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM0P"/>
2541 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM3"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2542 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM4"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2543 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM4_FP"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2544 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM7"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2545 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM7_SP"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2546 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM7_DP"/>
2547 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MBL"/>
2548 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MML"/>
2549 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MML_SP"/>
2550 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MML_DP"/>
2551 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM23"/>
Joachim Krech4a03e6d2017-02-06 13:17:39 +0100[diff] [blame]2552 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM23_TZ"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2553 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33"/>
2554 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33_TZ"/>
2555 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33_DSP_FP"/>
2556 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33_DSP_FP_TZ"/>
2557 </board>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2558 </boards>
2559
2560 <examples>
2561 <example name="DSP_Lib Class Marks example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_class_marks_example">
2562 <description>DSP_Lib Class Marks example</description>
2563 <board name="uVision Simulator" vendor="Keil"/>
2564 <project>
2565 <environment name="uv" load="arm_class_marks_example.uvprojx"/>
2566 </project>
2567 <attributes>
2568 <component Cclass="CMSIS" Cgroup="CORE"/>
2569 <component Cclass="CMSIS" Cgroup="DSP"/>
2570 <component Cclass="Device" Cgroup="Startup"/>
2571 <category>Getting Started</category>
2572 </attributes>
2573 </example>
2574
2575 <example name="DSP_Lib Convolution example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_convolution_example">
2576 <description>DSP_Lib Convolution example</description>
2577 <board name="uVision Simulator" vendor="Keil"/>
2578 <project>
2579 <environment name="uv" load="arm_convolution_example.uvprojx"/>
2580 </project>
2581 <attributes>
2582 <component Cclass="CMSIS" Cgroup="CORE"/>
2583 <component Cclass="CMSIS" Cgroup="DSP"/>
2584 <component Cclass="Device" Cgroup="Startup"/>
2585 <category>Getting Started</category>
2586 </attributes>
2587 </example>
2588
2589 <example name="DSP_Lib Dotproduct example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_dotproduct_example">
2590 <description>DSP_Lib Dotproduct example</description>
2591 <board name="uVision Simulator" vendor="Keil"/>
2592 <project>
2593 <environment name="uv" load="arm_dotproduct_example.uvprojx"/>
2594 </project>
2595 <attributes>
2596 <component Cclass="CMSIS" Cgroup="CORE"/>
2597 <component Cclass="CMSIS" Cgroup="DSP"/>
2598 <component Cclass="Device" Cgroup="Startup"/>
2599 <category>Getting Started</category>
2600 </attributes>
2601 </example>
2602
2603 <example name="DSP_Lib FFT Bin example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_fft_bin_example">
2604 <description>DSP_Lib FFT Bin example</description>
2605 <board name="uVision Simulator" vendor="Keil"/>
2606 <project>
2607 <environment name="uv" load="arm_fft_bin_example.uvprojx"/>
2608 </project>
2609 <attributes>
2610 <component Cclass="CMSIS" Cgroup="CORE"/>
2611 <component Cclass="CMSIS" Cgroup="DSP"/>
2612 <component Cclass="Device" Cgroup="Startup"/>
2613 <category>Getting Started</category>
2614 </attributes>
2615 </example>
2616
2617 <example name="DSP_Lib FIR example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_fir_example">
2618 <description>DSP_Lib FIR example</description>
2619 <board name="uVision Simulator" vendor="Keil"/>
2620 <project>
2621 <environment name="uv" load="arm_fir_example.uvprojx"/>
2622 </project>
2623 <attributes>
2624 <component Cclass="CMSIS" Cgroup="CORE"/>
2625 <component Cclass="CMSIS" Cgroup="DSP"/>
2626 <component Cclass="Device" Cgroup="Startup"/>
2627 <category>Getting Started</category>
2628 </attributes>
2629 </example>
2630
2631 <example name="DSP_Lib Graphic Equalizer example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_graphic_equalizer_example">
2632 <description>DSP_Lib Graphic Equalizer example</description>
2633 <board name="uVision Simulator" vendor="Keil"/>
2634 <project>
2635 <environment name="uv" load="arm_graphic_equalizer_example.uvprojx"/>
2636 </project>
2637 <attributes>
2638 <component Cclass="CMSIS" Cgroup="CORE"/>
2639 <component Cclass="CMSIS" Cgroup="DSP"/>
2640 <component Cclass="Device" Cgroup="Startup"/>
2641 <category>Getting Started</category>
2642 </attributes>
2643 </example>
2644
2645 <example name="DSP_Lib Linear Interpolation example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_linear_interp_example">
2646 <description>DSP_Lib Linear Interpolation example</description>
2647 <board name="uVision Simulator" vendor="Keil"/>
2648 <project>
2649 <environment name="uv" load="arm_linear_interp_example.uvprojx"/>
2650 </project>
2651 <attributes>
2652 <component Cclass="CMSIS" Cgroup="CORE"/>
2653 <component Cclass="CMSIS" Cgroup="DSP"/>
2654 <component Cclass="Device" Cgroup="Startup"/>
2655 <category>Getting Started</category>
2656 </attributes>
2657 </example>
2658
2659 <example name="DSP_Lib Matrix example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_matrix_example">
2660 <description>DSP_Lib Matrix example</description>
2661 <board name="uVision Simulator" vendor="Keil"/>
2662 <project>
2663 <environment name="uv" load="arm_matrix_example.uvprojx"/>
2664 </project>
2665 <attributes>
2666 <component Cclass="CMSIS" Cgroup="CORE"/>
2667 <component Cclass="CMSIS" Cgroup="DSP"/>
2668 <component Cclass="Device" Cgroup="Startup"/>
2669 <category>Getting Started</category>
2670 </attributes>
2671 </example>
2672
2673 <example name="DSP_Lib Signal Convergence example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_signal_converge_example">
2674 <description>DSP_Lib Signal Convergence example</description>
2675 <board name="uVision Simulator" vendor="Keil"/>
2676 <project>
2677 <environment name="uv" load="arm_signal_converge_example.uvprojx"/>
2678 </project>
2679 <attributes>
2680 <component Cclass="CMSIS" Cgroup="CORE"/>
2681 <component Cclass="CMSIS" Cgroup="DSP"/>
2682 <component Cclass="Device" Cgroup="Startup"/>
2683 <category>Getting Started</category>
2684 </attributes>
2685 </example>
2686
2687 <example name="DSP_Lib Sinus/Cosinus example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_sin_cos_example">
2688 <description>DSP_Lib Sinus/Cosinus example</description>
2689 <board name="uVision Simulator" vendor="Keil"/>
2690 <project>
2691 <environment name="uv" load="arm_sin_cos_example.uvprojx"/>
2692 </project>
2693 <attributes>
2694 <component Cclass="CMSIS" Cgroup="CORE"/>
2695 <component Cclass="CMSIS" Cgroup="DSP"/>
2696 <component Cclass="Device" Cgroup="Startup"/>
2697 <category>Getting Started</category>
2698 </attributes>
2699 </example>
2700
2701 <example name="DSP_Lib Variance example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_variance_example">
2702 <description>DSP_Lib Variance example</description>
2703 <board name="uVision Simulator" vendor="Keil"/>
2704 <project>
2705 <environment name="uv" load="arm_variance_example.uvprojx"/>
2706 </project>
2707 <attributes>
2708 <component Cclass="CMSIS" Cgroup="CORE"/>
2709 <component Cclass="CMSIS" Cgroup="DSP"/>
2710 <component Cclass="Device" Cgroup="Startup"/>
2711 <category>Getting Started</category>
2712 </attributes>
2713 </example>
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2714
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2715 <example name="CMSIS-RTOS2 Blinky" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/Blinky">
Matthias Hertelb73eaf32016-07-22 15:18:56 +0200[diff] [blame]2716 <description>CMSIS-RTOS2 Blinky example</description>
2717 <board name="uVision Simulator" vendor="Keil"/>
2718 <project>
2719 <environment name="uv" load="Blinky.uvprojx"/>
2720 </project>
2721 <attributes>
2722 <component Cclass="CMSIS" Cgroup="CORE"/>
2723 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2724 <component Cclass="Device" Cgroup="Startup"/>
2725 <category>Getting Started</category>
2726 </attributes>
2727 </example>
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2728
Robert Rostohare13e4702016-11-07 15:23:44 +0100[diff] [blame]2729 <example name="CMSIS-RTOS2 RTX5 Migration" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/Migration">
Matthias Hertel4b70ae42016-11-07 14:14:59 +0100[diff] [blame]2730 <description>CMSIS-RTOS2 mixed API v1 and v2</description>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2731 <board name="uVision Simulator" vendor="Keil"/>
2732 <project>
2733 <environment name="uv" load="Blinky.uvprojx"/>
2734 </project>
2735 <attributes>
2736 <component Cclass="CMSIS" Cgroup="CORE"/>
2737 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2738 <component Cclass="Device" Cgroup="Startup"/>
2739 <category>Getting Started</category>
2740 </attributes>
2741 </example>
2742
Christopher Seidlb8c998f2016-11-08 15:49:02 +0100[diff] [blame]2743 <example name="TrustZone for ARMv8-M No RTOS" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/TrustZoneV8M/NoRTOS">
Christopher Seidl522e1f22016-11-07 16:05:02 +0100[diff] [blame]2744 <description>Bare-metal secure/non-secure example without RTOS</description>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2745 <board name="uVision Simulator" vendor="Keil"/>
2746 <project>
2747 <environment name="uv" load="NoRTOS.uvmpw"/>
2748 </project>
2749 <attributes>
2750 <component Cclass="CMSIS" Cgroup="CORE"/>
2751 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2752 <component Cclass="Device" Cgroup="Startup"/>
2753 <category>Getting Started</category>
2754 </attributes>
2755 </example>
2756
Christopher Seidlb8c998f2016-11-08 15:49:02 +0100[diff] [blame]2757 <example name="TrustZone for ARMv8-M RTOS" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/TrustZoneV8M/RTOS">
Christopher Seidl522e1f22016-11-07 16:05:02 +0100[diff] [blame]2758 <description>Secure/non-secure RTOS example with thread context management</description>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2759 <board name="uVision Simulator" vendor="Keil"/>
2760 <project>
2761 <environment name="uv" load="RTOS.uvmpw"/>
2762 </project>
2763 <attributes>
2764 <component Cclass="CMSIS" Cgroup="CORE"/>
2765 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2766 <component Cclass="Device" Cgroup="Startup"/>
2767 <category>Getting Started</category>
2768 </attributes>
2769 </example>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2770
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]2771 <example name="TrustZone for ARMv8-M RTOS Security Tests" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/TrustZoneV8M/RTOS_Faults">
2772 <description>Secure/non-secure RTOS example with security test cases and system recovery</description>
2773 <board name="uVision Simulator" vendor="Keil"/>
2774 <project>
2775 <environment name="uv" load="RTOS_Faults.uvmpw"/>
2776 </project>
2777 <attributes>
2778 <component Cclass="CMSIS" Cgroup="CORE"/>
2779 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2780 <component Cclass="Device" Cgroup="Startup"/>
2781 <category>Getting Started</category>
2782 </attributes>
2783 </example>
2784
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2785 </examples>
2786
2787</package>