TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / mirror / ARM-software / CMSIS_5 / 6c160d41652a9fabd4c27a879e07142065df69dc / . / ARM.CMSIS.pdsc
blob: 7d761ed12c54843a2e79cc87aa2f10a01f67f861 [file] [log] [blame]
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1<?xml version="1.0" encoding="UTF-8"?>
2
3<package schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="PACK.xsd">
4 <name>CMSIS</name>
5 <description>CMSIS (Cortex Microcontroller Software Interface Standard)</description>
6 <vendor>ARM</vendor>
Joachim Krecha33860c2016-11-09 22:25:55 +0100[diff] [blame]7 <!-- <license>license.txt</license> -->
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]8 <url>http://www.keil.com/pack/</url>
9
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]10 <releases>
Jonatan Antonif40ab952017-08-09 14:57:14 +0200[diff] [blame]11 <release version="5.1.1-dev1">
Jonatan Antoni4e074e72017-08-04 15:02:27 +0200[diff] [blame]12 Active development...
Jonatan Antonib27a4122017-08-08 13:30:19 +0200[diff] [blame]13 Devices:
14 - added GCC startup and linker script for Cortex-A9
Jonatan Antonif40ab952017-08-09 14:57:14 +0200[diff] [blame]15 CMSIS-Core(M): 5.0.3 (see revision history for details)
16 - Added MPU Functions for ARMv8-M for Cortex-M23/M33.
Jonatan Antoni6c160d42017-09-01 10:48:45 +0200[diff] [blame^]17 CMSIS-RTOS2:
18 - RTX 5.2.1 (see revision history for details)
19 - Message Queue Example
20 - Memory Pool Example
Jonatan Antoni4e074e72017-08-04 15:02:27 +0200[diff] [blame]21 </release>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]22 <release version="5.1.0" date="2017-08-04">
23 CMSIS-Core(M): 5.0.2 (see revision history for details)
24 - Changed Version Control macros to be core agnostic.
25 - Added MPU Functions for ARMv7-M for Cortex-M0+/M3/M4/M7.
26 CMSIS-Core(A): 1.0.0 (see revision history for details)
27 - Initial release
28 - IRQ Controller API 1.0.0
29 CMSIS-Driver: 2.05 (see revision history for details)
30 - All typedefs related to status have been made volatile.
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]31 CMSIS-RTOS2:
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]32 - API 2.1.1 (see revision history for details)
33 - RTX 5.2.0 (see revision history for details)
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]34 - OS Tick API 1.0.0
35 CMSIS-DSP: 1.5.2 (see revision history for details)
36 - Fixed GNU Compiler specific diagnostics.
Jonatan Antoni31e48e62017-08-04 11:26:18 +0200[diff] [blame]37 CMSIS-PACK: 1.5.0 (see revision history for details)
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]38 - added System Description File (*.SDF) Format
Jonatan Antoni31e48e62017-08-04 11:26:18 +0200[diff] [blame]39 CMSIS-Zone: 0.0.1 (Preview)
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]40 - Initial specification draft
41 </release>
Joachim Krech3ef97132017-02-03 15:09:58 +0100[diff] [blame]42 <release version="5.0.1" date="2017-02-03">
43 Package Description:
44 - added taxonomy for Cclass RTOS
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]45 CMSIS-RTOS2:
Joachim Krech3ef97132017-02-03 15:09:58 +0100[diff] [blame]46 - API 2.1 (see revision history for details)
47 - RTX 5.1.0 (see revision history for details)
48 CMSIS-Core: 5.0.1 (see revision history for details)
49 - Added __PACKED_STRUCT macro
50 - Added uVisior support
51 - Updated cmsis_armcc.h: corrected macro __ARM_ARCH_6M__
52 - Updated template for secure main function (main_s.c)
53 - Updated template for Context Management for ARMv8-M TrustZone (tz_context.c)
54 CMSIS-DSP: 1.5.1 (see revision history for details)
55 - added ARMv8M DSP libraries.
56 CMSIS-PACK:1.4.9 (see revision history for details)
57 - added Pack Index File specification and schema file
Martin Güntherd1060532016-11-15 09:43:43 +0100[diff] [blame]58 </release>
Joachim Krechc45bb4a2016-11-11 11:01:22 +0100[diff] [blame]59 <release version="5.0.0" date="2016-11-11">
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]60 Changed open source license to Apache 2.0
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]61 CMSIS_Core:
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]62 - Added support for Cortex-M23 and Cortex-M33.
63 - Added ARMv8-M device configurations for mainline and baseline.
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]64 - Added CMSE support and thread context management for TrustZone for ARMv8-M
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]65 - Added cmsis_compiler.h to unify compiler behaviour.
66 - Updated function SCB_EnableICache (for Cortex-M7).
67 - Added functions: NVIC_GetEnableIRQ, SCB_GetFPUType
68 CMSIS-RTOS:
69 - bug fix in RTX 4.82 (see revision history for details)
70 CMSIS-RTOS2:
71 - new API including compatibility layer to CMSIS-RTOS
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]72 - reference implementation based on RTX5
73 - supports all Cortex-M variants including TrustZone for ARMv8-M
ReinhardKeil0d399052016-10-21 13:40:52 +0200[diff] [blame]74 CMSIS-SVD:
75 - reworked SVD format documentation
Joachim Krech655f7242016-09-29 15:49:24 +0200[diff] [blame]76 - removed SVD file database documentation as SVD files are distributed in packs
77 - updated SVDConv for Win32 and Linux
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]78 CMSIS-DSP:
Martin Günther29502d72016-06-16 14:48:33 +0200[diff] [blame]79 - Moved DSP libraries from CMSIS/DSP/Lib to CMSIS/Lib.
80 - Added DSP libraries build projects to CMSIS pack.
Martin Günther10babd82016-06-14 14:10:36 +0200[diff] [blame]81 </release>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]82 <release version="4.5.0" date="2015-10-28">
83 - CMSIS-Core 4.30.0 (see revision history for details)
84 - CMSIS-DAP 1.1.0 (unchanged)
85 - CMSIS-Driver 2.04.0 (see revision history for details)
86 - CMSIS-DSP 1.4.7 (no source code change [still labeled 1.4.5], see revision history for details)
87 - CMSIS-PACK 1.4.1 (see revision history for details)
88 - CMSIS-RTOS 4.80.0 Restored time delay parameter 'millisec' old behavior (prior V4.79) for software compatibility. (see revision history for details)
89 - CMSIS-SVD 1.3.1 (see revision history for details)
90 </release>
91 <release version="4.4.0" date="2015-09-11">
92 - CMSIS-Core 4.20 (see revision history for details)
93 - CMSIS-DSP 1.4.6 (no source code change [still labeled 1.4.5], see revision history for details)
94 - CMSIS-PACK 1.4.0 (adding memory attributes, algorithm style)
95 - CMSIS-Driver 2.03.0 (adding CAN [Controller Area Network] API)
96 - CMSIS-RTOS
97 -- API 1.02 (unchanged)
98 -- RTX 4.79 (see revision history for details)
99 - CMSIS-SVD 1.3.0 (see revision history for details)
100 - CMSIS-DAP 1.1.0 (extended with SWO support)
101 </release>
102 <release version="4.3.0" date="2015-03-20">
103 - CMSIS-Core 4.10 (Cortex-M7 extended Cache Maintenance functions)
104 - CMSIS-DSP 1.4.5 (see revision history for details)
105 - CMSIS-Driver 2.02 (adding SAI (Serial Audio Interface) API)
106 - CMSIS-PACK 1.3.3 (Semantic Versioning, Generator extensions)
107 - CMSIS-RTOS
108 -- API 1.02 (unchanged)
109 -- RTX 4.78 (see revision history for details)
110 - CMSIS-SVD 1.2 (unchanged)
111 </release>
112 <release version="4.2.0" date="2014-09-24">
113 Adding Cortex-M7 support
114 - CMSIS-Core 4.00 (Cortex-M7 support, corrected C++ include guards in core header files)
115 - CMSIS-DSP 1.4.4 (Cortex-M7 support and corrected out of bound issues)
116 - CMSIS-PACK 1.3.1 (Cortex-M7 updates, clarification, corrected batch files in Tutorial)
117 - CMSIS-SVD 1.2 (Cortex-M7 extensions)
118 - CMSIS-RTOS RTX 4.75 (see revision history for details)
119 </release>
120 <release version="4.1.1" date="2014-06-30">
121 - fixed conditions preventing the inclusion of the DSP library in projects for Infineon XMC4000 series devices
122 </release>
123 <release version="4.1.0" date="2014-06-12">
124 - CMSIS-Driver 2.02 (incompatible update)
125 - CMSIS-Pack 1.3 (see revision history for details)
126 - CMSIS-DSP 1.4.2 (unchanged)
127 - CMSIS-Core 3.30 (unchanged)
128 - CMSIS-RTOS RTX 4.74 (unchanged)
129 - CMSIS-RTOS API 1.02 (unchanged)
130 - CMSIS-SVD 1.10 (unchanged)
131 PACK:
132 - removed G++ specific files from PACK
133 - added Component Startup variant "C Startup"
134 - added Pack Checking Utility
135 - updated conditions to reflect tool-chain dependency
136 - added Taxonomy for Graphics
137 - updated Taxonomy for unified drivers from "Drivers" to "CMSIS Drivers"
138 </release>
139 <release version="4.0.0">
140 - CMSIS-Driver 2.00 Preliminary (incompatible update)
141 - CMSIS-Pack 1.1 Preliminary
142 - CMSIS-DSP 1.4.2 (see revision history for details)
143 - CMSIS-Core 3.30 (see revision history for details)
144 - CMSIS-RTOS RTX 4.74 (see revision history for details)
145 - CMSIS-RTOS API 1.02 (unchanged)
146 - CMSIS-SVD 1.10 (unchanged)
147 </release>
148 <release version="3.20.4">
149 - CMSIS-RTOS 4.74 (see revision history for details)
150 - PACK Extensions (Boards, Device Features, Flash Programming, Generators, Configuration Wizard). Schema version 1.1.
151 </release>
152 <release version="3.20.3">
153 - CMSIS-Driver API Version 1.10 ARM prefix added (incompatible change)
154 - CMSIS-RTOS 4.73 (see revision history for details)
155 </release>
156 <release version="3.20.2">
157 - CMSIS-Pack documentation has been added
158 - CMSIS-Drivers header and documentation have been added to PACK
159 - CMSIS-CORE, CMSIS-DSP, CMSIS-RTOS API and CMSIS-SVD remain unchanged
160 </release>
161 <release version="3.20.1">
162 - CMSIS-RTOS Keil RTX V4.72 has been added to PACK
163 - CMSIS-CORE, CMSIS-DSP, CMSIS-RTOS API and CMSIS-SVD remain unchanged
164 </release>
165 <release version="3.20.0">
166 The software portions that are deployed in the application program are now under a BSD license which allows usage
167 of CMSIS components in any commercial or open source projects. The Pack Description file Arm.CMSIS.pdsc describes the use cases
168 The individual components have been update as listed below:
169 - CMSIS-CORE adds functions for setting breakpoints, supports the latest GCC Compiler, and contains several corrections.
170 - CMSIS-DSP library is optimized for more performance and contains several bug fixes.
171 - CMSIS-RTOS API is extended with capabilities for short timeouts, Kernel initialization, and prepared for a C++ interface.
172 - CMSIS-SVD is unchanged.
173 </release>
174 </releases>
175
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]176 <taxonomy>
177 <description Cclass="Board Support">Generic Interfaces for Evaluation and Development Boards</description>
178 <description Cclass="CMSIS" doc="CMSIS/Documentation/General/html/index.html">Cortex Microcontroller Software Interface Components</description>
179 <description Cclass="Device" doc="CMSIS/Documentation/Core/html/index.html">Startup, System Setup</description>
180 <description Cclass="CMSIS Driver" doc="CMSIS/Documentation/Driver/html/index.html">Unified Device Drivers compliant to CMSIS-Driver Specifications</description>
181 <description Cclass="File System">File Drive Support and File System</description>
182 <description Cclass="Graphics">Graphical User Interface</description>
183 <description Cclass="Network">Network Stack using Internet Protocols</description>
184 <description Cclass="USB">Universal Serial Bus Stack</description>
Joachim Krech2384b8a2017-02-02 15:58:30 +0100[diff] [blame]185 <description Cclass="Compiler">Compiler Software Extensions</description>
Joachim Krech62838c82017-02-02 15:54:57 +0100[diff] [blame]186 <description Cclass="RTOS">Real-time Operating System</description>
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]187 </taxonomy>
188
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]189 <devices>
190 <!-- ****************************** Cortex-M0 ****************************** -->
191 <family Dfamily="ARM Cortex M0" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]192 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0497a/index.html" title="Cortex-M0 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]193 <description>
194The Cortex-M0 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
195- simple, easy-to-use programmers model
196- highly efficient ultra-low power operation
197- excellent code density
198- deterministic, high-performance interrupt handling
199- upward compatibility with the rest of the Cortex-M processor family.
200 </description>
201 <debug svd="Device/ARM/SVD/ARMCM0.svd"/>
202 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
203 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
204 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
205
206 <device Dname="ARMCM0">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]207 <processor Dcore="Cortex-M0" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]208 <compile header="Device/ARM/ARMCM0/Include/ARMCM0.h" define="ARMCM0"/>
209 </device>
210 </family>
211
212 <!-- ****************************** Cortex-M0P ****************************** -->
213 <family Dfamily="ARM Cortex M0 plus" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]214 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0662b/index.html" title="Cortex-M0+ Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]215 <description>
216The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
217- simple, easy-to-use programmers model
218- highly efficient ultra-low power operation
219- excellent code density
220- deterministic, high-performance interrupt handling
221- upward compatibility with the rest of the Cortex-M processor family.
222 </description>
223 <debug svd="Device/ARM/SVD/ARMCM0P.svd"/>
224 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
225 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
226 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
227
228 <device Dname="ARMCM0P">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]229 <processor Dcore="Cortex-M0+" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]230 <compile header="Device/ARM/ARMCM0plus/Include/ARMCM0plus.h" define="ARMCM0P"/>
231 </device>
232 </family>
233
234 <!-- ****************************** Cortex-M3 ****************************** -->
235 <family Dfamily="ARM Cortex M3" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]236 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0552a/index.html" title="Cortex-M3 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]237 <description>
238The Cortex-M3 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
239- simple, easy-to-use programmers model
240- highly efficient ultra-low power operation
241- excellent code density
242- deterministic, high-performance interrupt handling
243- upward compatibility with the rest of the Cortex-M processor family.
244 </description>
245 <debug svd="Device/ARM/SVD/ARMCM3.svd"/>
246 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
247 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
248 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
249
250 <device Dname="ARMCM3">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]251 <processor Dcore="Cortex-M3" DcoreVersion="r2p1" Dfpu="NO_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]252 <compile header="Device/ARM/ARMCM3/Include/ARMCM3.h" define="ARMCM3"/>
253 </device>
254 </family>
255
256 <!-- ****************************** Cortex-M4 ****************************** -->
257 <family Dfamily="ARM Cortex M4" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]258 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/index.html" title="Cortex-M4 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]259 <description>
260The Cortex-M4 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
261- simple, easy-to-use programmers model
262- highly efficient ultra-low power operation
263- excellent code density
264- deterministic, high-performance interrupt handling
265- upward compatibility with the rest of the Cortex-M processor family.
266 </description>
267 <debug svd="Device/ARM/SVD/ARMCM4.svd"/>
268 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
269 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
270 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
271
272 <device Dname="ARMCM4">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]273 <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]274 <compile header="Device/ARM/ARMCM4/Include/ARMCM4.h" define="ARMCM4"/>
275 </device>
276
277 <device Dname="ARMCM4_FP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]278 <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dfpu="SP_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]279 <compile header="Device/ARM/ARMCM4/Include/ARMCM4_FP.h" define="ARMCM4_FP"/>
280 </device>
281 </family>
282
283 <!-- ****************************** Cortex-M7 ****************************** -->
284 <family Dfamily="ARM Cortex M7" Dvendor="ARM:82">
Martin Günther2d0f0e82016-05-17 09:06:12 +0200[diff] [blame]285 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.dui0646b/index.html" title="Cortex-M7 Device Generic Users Guide"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]286 <description>
Martin Güntheraa246272016-11-15 16:01:05 +0100[diff] [blame]287The Cortex-M7 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]288- simple, easy-to-use programmers model
289- highly efficient ultra-low power operation
290- excellent code density
291- deterministic, high-performance interrupt handling
292- upward compatibility with the rest of the Cortex-M processor family.
293 </description>
294 <debug svd="Device/ARM/SVD/ARMCM7.svd"/>
295 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
296 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
297 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
298
299 <device Dname="ARMCM7">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]300 <processor Dcore="Cortex-M7" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]301 <compile header="Device/ARM/ARMCM7/Include/ARMCM7.h" define="ARMCM7"/>
302 </device>
303
304 <device Dname="ARMCM7_SP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]305 <processor Dcore="Cortex-M7" DcoreVersion="r0p0" Dfpu="SP_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]306 <compile header="Device/ARM/ARMCM7/Include/ARMCM7_SP.h" define="ARMCM7_SP"/>
307 </device>
308
309 <device Dname="ARMCM7_DP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]310 <processor Dcore="Cortex-M7" DcoreVersion="r0p0" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]311 <compile header="Device/ARM/ARMCM7/Include/ARMCM7_DP.h" define="ARMCM7_DP"/>
312 </device>
313 </family>
314
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]315 <!-- ****************************** Cortex-M23 ********************** -->
316 <family Dfamily="ARM Cortex M23" Dvendor="ARM:82">
317 <!--book name="Device/ARM/Documents/??_dgug.pdf" title="?? Device Generic Users Guide"/-->
318 <description>
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]319The ARM Cortex-M23 is based on the ARMv8-M baseline architecture.
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]320It is the smallest and most energy efficient ARM processor with ARM TrustZone technology.
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]321Cortex-M23 is the ideal processor for constrained embedded applications requiring efficient security.
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]322 </description>
323 <debug svd="Device/ARM/SVD/ARMCM23.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]324 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
325 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]326 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]327 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]328 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
329
330 <device Dname="ARMCM23">
331 <processor Dcore="Cortex-M23" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dtz="NO_TZ" Dendian="Configurable" Dclock="10000000"/>
332 <compile header="Device/ARM/ARMCM23/Include/ARMCM23.h" define="ARMCM23"/>
333 </device>
334
335 <device Dname="ARMCM23_TZ">
336 <processor Dcore="Cortex-M23" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
337 <compile header="Device/ARM/ARMCM23/Include/ARMCM23_TZ.h" define="ARMCM23_TZ"/>
338 </device>
339 </family>
340
341 <!-- ****************************** Cortex-M33 ****************************** -->
342 <family Dfamily="ARM Cortex M33" Dvendor="ARM:82">
343 <!--book name="Device/ARM/Documents/??_dgug.pdf" title="?? Device Generic Users Guide"/-->
344 <description>
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]345The ARM Cortex-M33 is the most configurable of all Cortex-M processors. It is a full featured microcontroller
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]346class processor based on the ARMv8-M mainline architecture with ARM TrustZone security.
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]347 </description>
348 <debug svd="Device/ARM/SVD/ARMCM33.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]349 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
350 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]351 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]352 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
353 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]354
355 <device Dname="ARMCM33">
356 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="NO_TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]357 <description>
358 no DSP Instructions, no Floating Point Unit, no TrustZone
359 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]360 <compile header="Device/ARM/ARMCM33/Include/ARMCM33.h" define="ARMCM33"/>
361 </device>
362
363 <device Dname="ARMCM33_TZ">
364 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]365 <description>
366 no DSP Instructions, no Floating Point Unit, TrustZone
367 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]368 <compile header="Device/ARM/ARMCM33/Include/ARMCM33_TZ.h" define="ARMCM33_TZ"/>
369 </device>
370
371 <device Dname="ARMCM33_DSP_FP">
372 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="NO_TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]373 <description>
374 DSP Instructions, Single Precision Floating Point Unit, no TrustZone
375 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]376 <compile header="Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP.h" define="ARMCM33_DSP_FP"/>
377 </device>
378
379 <device Dname="ARMCM33_DSP_FP_TZ">
380 <processor Dcore="Cortex-M33" DcoreVersion="r0p0" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]381 <description>
382 DSP Instructions, Single Precision Floating Point Unit, TrustZone
383 </description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]384 <compile header="Device/ARM/ARMCM33/Include/ARMCM33_DSP_FP_TZ.h" define="ARMCM33_DSP_FP_TZ"/>
385 </device>
386 </family>
387
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]388 <!-- ****************************** ARMSC000 ****************************** -->
389 <family Dfamily="ARM SC000" Dvendor="ARM:82">
390 <description>
391The ARM SC000 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of secure embedded applications. It offers significant benefits to developers, including:
392- simple, easy-to-use programmers model
393- highly efficient ultra-low power operation
394- excellent code density
395- deterministic, high-performance interrupt handling
396 </description>
397 <debug svd="Device/ARM/SVD/ARMSC000.svd"/>
398 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
399 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
400 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
401
402 <device Dname="ARMSC000">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]403 <processor Dcore="SC000" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]404 <compile header="Device/ARM/ARMSC000/Include/ARMSC000.h" define="ARMSC000"/>
405 </device>
406 </family>
407
408 <!-- ****************************** ARMSC300 ****************************** -->
409 <family Dfamily="ARM SC300" Dvendor="ARM:82">
410 <description>
411The ARM SC300 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of secure embedded applications. It offers significant benefits to developers, including:
412- simple, easy-to-use programmers model
413- highly efficient ultra-low power operation
414- excellent code density
415- deterministic, high-performance interrupt handling
416 </description>
417 <debug svd="Device/ARM/SVD/ARMSC300.svd"/>
418 <memory id="IROM1" start="0x00000000" size="0x00040000" startup="1" default="1"/>
419 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
420 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
421
422 <device Dname="ARMSC300">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]423 <processor Dcore="SC300" DcoreVersion="r0p1" Dfpu="NO_FPU" Dmpu="NO_MPU" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]424 <compile header="Device/ARM/ARMSC300/Include/ARMSC300.h" define="ARMSC300"/>
425 </device>
426 </family>
427
428 <!-- ****************************** ARMv8-M Baseline ********************** -->
429 <family Dfamily="ARMv8-M Baseline" Dvendor="ARM:82">
430 <!--book name="Device/ARM/Documents/ARMv8MBL_dgug.pdf" title="ARMv8MBL Device Generic Users Guide"/-->
431 <description>
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]432ARMv8-M Baseline based device with TrustZone
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]433 </description>
434 <debug svd="Device/ARM/SVD/ARMv8MBL.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]435 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
436 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]437 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]438 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]439 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
440
441 <device Dname="ARMv8MBL">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]442 <processor Dcore="ARMV8MBL" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]443 <compile header="Device/ARM/ARMv8MBL/Include/ARMv8MBL.h" define="ARMv8MBL"/>
444 </device>
445 </family>
446
447 <!-- ****************************** ARMv8-M Mainline ****************************** -->
448 <family Dfamily="ARMv8-M Mainline" Dvendor="ARM:82">
449 <!--book name="Device/ARM/Documents/ARMv8MML_dgug.pdf" title="ARMv8MML Device Generic Users Guide"/-->
450 <description>
ReinhardKeile2b27022016-11-03 16:04:36 +0100[diff] [blame]451ARMv8-M Mainline based device with TrustZone
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]452 </description>
453 <debug svd="Device/ARM/SVD/ARMv8MML.svd"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]454 <memory id="IROM1" start="0x00000000" size="0x00200000" startup="1" default="1"/>
455 <memory id="IROM2" start="0x00200000" size="0x00200000" startup="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]456 <memory id="IRAM1" start="0x20000000" size="0x00020000" init ="0" default="1"/>
Joachim Krech7eb01292016-11-04 17:17:05 +0100[diff] [blame]457 <memory id="IRAM2" start="0x20200000" size="0x00020000" init ="0" default="0"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]458 <!--algorithm name="Device/ARM/Flash/NEW_DEVICE.FLM" start="0x00000000" size="0x00040000" default="1"/-->
459
460 <device Dname="ARMv8MML">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]461 <processor Dcore="ARMV8MML" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]462 <description>
463 no DSP Instructions, no Floating Point Unit, TrustZone
464 </description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]465 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML.h" define="ARMv8MML"/>
466 </device>
467
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]468 <device Dname="ARMv8MML_DSP">
469 <processor Dcore="ARMV8MML" DcoreVersion="r0p0" Dfpu="NO_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]470 <description>
471 DSP Instructions, no Floating Point Unit, TrustZone
472 </description>
Martin Günther3afee7b2016-11-03 13:25:14 +0100[diff] [blame]473 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DSP.h" define="ARMv8MML_DSP"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]474 </device>
475
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]476 <device Dname="ARMv8MML_SP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]477 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]478 <description>
479 no DSP Instructions, Single Precision Floating Point Unit, TrustZone
480 </description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]481 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_SP.h" define="ARMv8MML_SP"/>
482 </device>
483
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]484 <device Dname="ARMv8MML_DSP_SP">
485 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="SP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]486 <description>
487 DSP Instructions, Single Precision Floating Point Unit, TrustZone
488 </description>
Martin Günther3afee7b2016-11-03 13:25:14 +0100[diff] [blame]489 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_SP.h" define="ARMv8MML_DSP_SP"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]490 </device>
491
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]492 <device Dname="ARMv8MML_DP">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]493 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="DP_FPU" Dmpu="MPU" Ddsp="NO_DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]494 <description>
495 no DSP Instructions, Double Precision Floating Point Unit, TrustZone
496 </description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]497 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DP.h" define="ARMv8MML_DP"/>
498 </device>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]499
500 <device Dname="ARMv8MML_DSP_DP">
501 <processor Dcore="ARMV8MML" DcoreVersion="r0p1" Dfpu="DP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dendian="Configurable" Dclock="10000000"/>
Joachim Kreche66f42b2017-02-02 17:03:31 +0100[diff] [blame]502 <description>
503 DSP Instructions, Double Precision Floating Point Unit, TrustZone
504 </description>
Martin Günther3afee7b2016-11-03 13:25:14 +0100[diff] [blame]505 <compile header="Device/ARM/ARMv8MML/Include/ARMv8MML_DSP_DP.h" define="ARMv8MML_DSP_DP"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]506 </device>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]507 </family>
508
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]509 <!-- ****************************** Cortex-A5 ****************************** -->
510 <family Dfamily="ARM Cortex A5" Dvendor="ARM:82">
511 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0433c/index.html" title="Cortex-A5 Technical Reference Manual"/>
512 <description>
513The ARM Cortex-A5 processor is a high-performance, low-power, ARM macrocell with an L1 cache subsystem that provides full
514virtual memory capabilities. The Cortex-A5 processor implements the ARMv7-A architecture profile and can execute 32-bit
515ARM instructions and 16-bit and 32-bit Thumb instructions. The Cortex-A5 is the smallest member of the Cortex-A processor family.
516 </description>
Jonatan Antonif2884012017-08-29 16:59:49 +0200[diff] [blame]517
518 <memory id="IROM1" start="0x80000000" size="0x00200000" startup="1" default="1"/>
519 <memory id="IRAM1" start="0x80200000" size="0x00200000" init ="0" default="1"/>
520
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]521 <device Dname="ARMCA5">
522 <processor Dcore="Cortex-A5" DcoreVersion="r0p1" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable"/>
523 <compile header="Device/ARM/ARMCA5/Include/ARMCA5.h" define="ARMCA5"/>
524 </device>
525 </family>
526
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]527 <!-- ****************************** Cortex-A7 ****************************** -->
528 <family Dfamily="ARM Cortex A7" Dvendor="ARM:82">
529 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0464f/index.html" title="Cortex-A7 MPCore Technical Reference Manual"/>
530 <description>
531The Cortex-A7 MPCore processor is a high-performance, low-power processor that implements the ARMv7-A architecture.
532The Cortex-A7 MPCore processor has one to four processors in a single multiprocessor device with a L1 cache subsystem,
533an optional integrated GIC, and an optional L2 cache controller.
534 </description>
Jonatan Antonif2884012017-08-29 16:59:49 +0200[diff] [blame]535
536 <memory id="IROM1" start="0x80000000" size="0x00200000" startup="1" default="1"/>
537 <memory id="IRAM1" start="0x80200000" size="0x00200000" init ="0" default="1"/>
538
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]539 <device Dname="ARMCA7">
540 <processor Dcore="Cortex-A7" DcoreVersion="r0p5" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable"/>
541 <compile header="Device/ARM/ARMCA7/Include/ARMCA7.h" define="ARMCA7"/>
542 </device>
543 </family>
544
545 <!-- ****************************** Cortex-A9 ****************************** -->
546 <family Dfamily="ARM Cortex A9" Dvendor="ARM:82">
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]547 <book name="http://infocenter.arm.com/help/topic/com.arm.doc.100511_0401_10_en/index.html" title="Cortex-A9 Technical Reference Manual"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]548 <description>
549The Cortex-A9 processor is a high-performance, low-power, ARM macrocell with an L1 cache subsystem that provides full virtual memory capabilities.
550The Cortex-A9 processor implements the ARMv7-A architecture and runs 32-bit ARM instructions, 16-bit and 32-bit Thumb instructions,
551and 8-bit Java bytecodes in Jazelle state.
552 </description>
553
Jonatan Antonif2884012017-08-29 16:59:49 +0200[diff] [blame]554 <memory id="IROM1" start="0x80000000" size="0x00200000" startup="1" default="1"/>
555 <memory id="IRAM1" start="0x80200000" size="0x00200000" init ="0" default="1"/>
556
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]557 <device Dname="ARMCA9">
558 <processor Dcore="Cortex-A9" DcoreVersion="r4p1" Dfpu="DP_FPU" Dmpu="MPU" Dendian="Configurable"/>
559 <compile header="Device/ARM/ARMCA9/Include/ARMCA9.h" define="ARMCA9"/>
560 </device>
561 </family>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]562 </devices>
563
564
565 <apis>
Robert Rostohar6e5621b2017-06-09 12:55:56 +0200[diff] [blame]566 <!-- CMSIS Device API -->
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]567 <api Cclass="Device" Cgroup="IRQ Controller" Capiversion="1.0.0" exclusive="1">
568 <description>Device interrupt controller interface</description>
569 <files>
570 <file category="header" name="CMSIS/Core_A/Include/irq_ctrl.h"/>
571 </files>
572 </api>
Robert Rostohar6e5621b2017-06-09 12:55:56 +0200[diff] [blame]573 <api Cclass="Device" Cgroup="OS Tick" Capiversion="1.0.0" exclusive="1">
Robert Rostoharaeb6dd52017-06-09 14:17:43 +0200[diff] [blame]574 <description>RTOS Kernel system tick timer interface</description>
Robert Rostohar6e5621b2017-06-09 12:55:56 +0200[diff] [blame]575 <files>
576 <file category="header" name="CMSIS/RTOS2/Include/os_tick.h"/>
577 </files>
578 </api>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]579 <!-- CMSIS-RTOS API -->
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]580 <api Cclass="CMSIS" Cgroup="RTOS" Capiversion="1.0.0" exclusive="1">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]581 <description>CMSIS-RTOS API for Cortex-M, SC000, and SC300</description>
582 <files>
583 <file category="doc" name="CMSIS/Documentation/RTOS/html/index.html"/>
584 </files>
585 </api>
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]586 <api Cclass="CMSIS" Cgroup="RTOS2" Capiversion="2.1.1" exclusive="1">
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]587 <description>CMSIS-RTOS API for Cortex-M, SC000, and SC300</description>
588 <files>
589 <file category="doc" name="CMSIS/Documentation/RTOS2/html/index.html"/>
Robert Rostohar0a364052017-01-25 12:35:54 +0100[diff] [blame]590 <file category="header" name="CMSIS/RTOS2/Include/cmsis_os2.h"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]591 </files>
592 </api>
Robert Rostohar9470b0b2017-06-09 09:38:31 +0200[diff] [blame]593 <!-- CMSIS Driver API -->
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]594 <api Cclass="CMSIS Driver" Cgroup="USART" Capiversion="2.3.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]595 <description>USART Driver API for Cortex-M</description>
596 <files>
597 <file category="doc" name="CMSIS/Documentation/Driver/html/group__usart__interface__gr.html" />
598 <file category="header" name="CMSIS/Driver/Include/Driver_USART.h" />
599 </files>
600 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]601 <api Cclass="CMSIS Driver" Cgroup="SPI" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]602 <description>SPI Driver API for Cortex-M</description>
603 <files>
604 <file category="doc" name="CMSIS/Documentation/Driver/html/group__spi__interface__gr.html" />
605 <file category="header" name="CMSIS/Driver/Include/Driver_SPI.h" />
606 </files>
607 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]608 <api Cclass="CMSIS Driver" Cgroup="SAI" Capiversion="1.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]609 <description>SAI Driver API for Cortex-M</description>
610 <files>
611 <file category="doc" name="CMSIS/Documentation/Driver/html/group__sai__interface__gr.html"/>
612 <file category="header" name="CMSIS/Driver/Include/Driver_SAI.h" />
613 </files>
614 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]615 <api Cclass="CMSIS Driver" Cgroup="I2C" Capiversion="2.3.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]616 <description>I2C Driver API for Cortex-M</description>
617 <files>
618 <file category="doc" name="CMSIS/Documentation/Driver/html/group__i2c__interface__gr.html"/>
619 <file category="header" name="CMSIS/Driver/Include/Driver_I2C.h" />
620 </files>
621 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]622 <api Cclass="CMSIS Driver" Cgroup="CAN" Capiversion="1.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]623 <description>CAN Driver API for Cortex-M</description>
624 <files>
625 <file category="doc" name="CMSIS/Documentation/Driver/html/group__can__interface__gr.html"/>
626 <file category="header" name="CMSIS/Driver/Include/Driver_CAN.h" />
627 </files>
628 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]629 <api Cclass="CMSIS Driver" Cgroup="Flash" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]630 <description>Flash Driver API for Cortex-M</description>
631 <files>
632 <file category="doc" name="CMSIS/Documentation/Driver/html/group__flash__interface__gr.html" />
633 <file category="header" name="CMSIS/Driver/Include/Driver_Flash.h" />
634 </files>
635 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]636 <api Cclass="CMSIS Driver" Cgroup="MCI" Capiversion="2.3.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]637 <description>MCI Driver API for Cortex-M</description>
638 <files>
639 <file category="doc" name="CMSIS/Documentation/Driver/html/group__mci__interface__gr.html" />
640 <file category="header" name="CMSIS/Driver/Include/Driver_MCI.h" />
641 </files>
642 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]643 <api Cclass="CMSIS Driver" Cgroup="NAND" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]644 <description>NAND Flash Driver API for Cortex-M</description>
645 <files>
646 <file category="doc" name="CMSIS/Documentation/Driver/html/group__nand__interface__gr.html" />
647 <file category="header" name="CMSIS/Driver/Include/Driver_NAND.h" />
648 </files>
649 </api>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]650 <api Cclass="CMSIS Driver" Cgroup="Ethernet" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]651 <description>Ethernet MAC and PHY Driver API for Cortex-M</description>
652 <files>
653 <file category="doc" name="CMSIS/Documentation/Driver/html/group__eth__interface__gr.html" />
654 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_MAC.h" />
655 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_PHY.h" />
656 </files>
657 </api>
Robert Rostohareff06772017-01-12 11:19:01 +0100[diff] [blame]658 <api Cclass="CMSIS Driver" Cgroup="Ethernet MAC" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]659 <description>Ethernet MAC Driver API for Cortex-M</description>
660 <files>
661 <file category="doc" name="CMSIS/Documentation/Driver/html/group__eth__mac__interface__gr.html" />
662 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_MAC.h" />
663 </files>
664 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]665 <api Cclass="CMSIS Driver" Cgroup="Ethernet PHY" Capiversion="2.1.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]666 <description>Ethernet PHY Driver API for Cortex-M</description>
667 <files>
668 <file category="doc" name="CMSIS/Documentation/Driver/html/group__eth__phy__interface__gr.html" />
669 <file category="header" name="CMSIS/Driver/Include/Driver_ETH_PHY.h" />
670 </files>
671 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]672 <api Cclass="CMSIS Driver" Cgroup="USB Device" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]673 <description>USB Device Driver API for Cortex-M</description>
674 <files>
675 <file category="doc" name="CMSIS/Documentation/Driver/html/group__usbd__interface__gr.html" />
676 <file category="header" name="CMSIS/Driver/Include/Driver_USBD.h" />
677 </files>
678 </api>
Robert Rostohar9098a472017-02-02 17:59:12 +0100[diff] [blame]679 <api Cclass="CMSIS Driver" Cgroup="USB Host" Capiversion="2.2.0" exclusive="0">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]680 <description>USB Host Driver API for Cortex-M</description>
681 <files>
682 <file category="doc" name="CMSIS/Documentation/Driver/html/group__usbh__interface__gr.html" />
683 <file category="header" name="CMSIS/Driver/Include/Driver_USBH.h" />
684 </files>
685 </api>
686 </apis>
687
688 <!-- conditions are dependency rules that can apply to a component or an individual file -->
689 <conditions>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]690 <!-- compiler -->
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]691 <condition id="ARMCC6">
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]692 <accept Tcompiler="ARMCC" Toptions="AC6"/>
693 <accept Tcompiler="ARMCC" Toptions="AC6LTO"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]694 </condition>
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]695 <condition id="ARMCC5">
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]696 <require Tcompiler="ARMCC" Toptions="AC5"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]697 </condition>
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]698 <condition id="ARMCC">
699 <require Tcompiler="ARMCC"/>
700 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]701 <condition id="GCC">
702 <require Tcompiler="GCC"/>
703 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]704 <condition id="IAR">
705 <require Tcompiler="IAR"/>
706 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]707 <condition id="ARMCC GCC">
708 <accept Tcompiler="ARMCC"/>
709 <accept Tcompiler="GCC"/>
710 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]711 <condition id="ARMCC GCC IAR">
712 <accept Tcompiler="ARMCC"/>
713 <accept Tcompiler="GCC"/>
714 <accept Tcompiler="IAR"/>
715 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]716
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]717 <!-- ARM architecture -->
718 <condition id="ARMv6-M Device">
719 <description>ARMv6-M architecture based device</description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]720 <accept Dcore="Cortex-M0"/>
721 <accept Dcore="Cortex-M0+"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]722 <accept Dcore="SC000"/>
723 </condition>
724 <condition id="ARMv7-M Device">
725 <description>ARMv7-M architecture based device</description>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]726 <accept Dcore="Cortex-M3"/>
727 <accept Dcore="Cortex-M4"/>
728 <accept Dcore="Cortex-M7"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]729 <accept Dcore="SC300"/>
730 </condition>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]731 <condition id="ARMv8-M Device">
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]732 <description>ARMv8-M architecture based device</description>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]733 <accept Dcore="ARMV8MBL"/>
734 <accept Dcore="ARMV8MML"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]735 <accept Dcore="Cortex-M23"/>
736 <accept Dcore="Cortex-M33"/>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]737 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]738 <condition id="ARMv8-M TZ Device">
739 <description>ARMv8-M architecture based device with TrustZone</description>
740 <require condition="ARMv8-M Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]741 <require Dtz="TZ"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]742 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]743 <condition id="ARMv6_7-M Device">
744 <description>ARMv6_7-M architecture based device</description>
745 <accept condition="ARMv6-M Device"/>
746 <accept condition="ARMv7-M Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]747 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]748 <condition id="ARMv6_7_8-M Device">
749 <description>ARMv6_7_8-M architecture based device</description>
750 <accept condition="ARMv6-M Device"/>
751 <accept condition="ARMv7-M Device"/>
752 <accept condition="ARMv8-M Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]753 </condition>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]754 <condition id="ARMv7-A Device">
755 <description>ARMv7-A architecture based device</description>
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]756 <accept Dcore="Cortex-A5"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]757 <accept Dcore="Cortex-A7"/>
758 <accept Dcore="Cortex-A9"/>
759 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]760
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]761 <!-- ARM core -->
762 <condition id="CM0">
763 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device</description>
764 <accept Dcore="Cortex-M0"/>
765 <accept Dcore="Cortex-M0+"/>
766 <accept Dcore="SC000"/>
767 </condition>
768 <condition id="CM3">
769 <description>Cortex-M3 or SC300 processor based device</description>
770 <accept Dcore="Cortex-M3"/>
771 <accept Dcore="SC300"/>
772 </condition>
773 <condition id="CM4">
774 <description>Cortex-M4 processor based device</description>
775 <require Dcore="Cortex-M4" Dfpu="NO_FPU"/>
776 </condition>
777 <condition id="CM4_FP">
778 <description>Cortex-M4 processor based device using Floating Point Unit</description>
779 <require Dcore="Cortex-M4" Dfpu="FPU"/>
780 </condition>
781 <condition id="CM7">
782 <description>Cortex-M7 processor based device</description>
783 <require Dcore="Cortex-M7" Dfpu="NO_FPU"/>
784 </condition>
785 <condition id="CM7_FP">
786 <description>Cortex-M7 processor based device using Floating Point Unit</description>
787 <accept Dcore="Cortex-M7" Dfpu="SP_FPU"/>
788 <accept Dcore="Cortex-M7" Dfpu="DP_FPU"/>
789 </condition>
790 <condition id="CM7_SP">
791 <description>Cortex-M7 processor based device using Floating Point Unit (SP)</description>
792 <require Dcore="Cortex-M7" Dfpu="SP_FPU"/>
793 </condition>
794 <condition id="CM7_DP">
795 <description>Cortex-M7 processor based device using Floating Point Unit (DP)</description>
796 <require Dcore="Cortex-M7" Dfpu="DP_FPU"/>
797 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]798 <condition id="CM23">
799 <description>Cortex-M23 processor based device</description>
800 <require Dcore="Cortex-M23"/>
801 </condition>
802 <condition id="CM33">
803 <description>Cortex-M33 processor based device</description>
804 <require Dcore="Cortex-M33" Dfpu="NO_FPU"/>
805 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]806 <condition id="CM33_FP">
807 <description>Cortex-M33 processor based device using Floating Point Unit</description>
808 <require Dcore="Cortex-M33" Dfpu="SP_FPU"/>
809 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]810 <condition id="ARMv8MBL">
811 <description>ARMv8-M Baseline processor based device</description>
812 <require Dcore="ARMV8MBL"/>
813 </condition>
814 <condition id="ARMv8MML">
815 <description>ARMv8-M Mainline processor based device</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]816 <require Dcore="ARMV8MML" Dfpu="NO_FPU"/>
817 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]818 <condition id="ARMv8MML_FP">
819 <description>ARMv8-M Mainline processor based device using Floating Point Unit</description>
820 <accept Dcore="ARMV8MML" Dfpu="SP_FPU"/>
821 <accept Dcore="ARMV8MML" Dfpu="DP_FPU"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]822 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]823
824 <condition id="CM33_NODSP_NOFPU">
825 <description>CM33, no DSP, no FPU</description>
826 <require Dcore="Cortex-M33" Ddsp="NO_DSP" Dfpu="NO_FPU"/>
827 </condition>
828 <condition id="CM33_DSP_NOFPU">
829 <description>CM33, DSP, no FPU</description>
830 <require Dcore="Cortex-M33" Ddsp="DSP" Dfpu="NO_FPU"/>
831 </condition>
832 <condition id="CM33_NODSP_SP">
833 <description>CM33, no DSP, SP FPU</description>
834 <require Dcore="Cortex-M33" Ddsp="NO_DSP" Dfpu="SP_FPU"/>
835 </condition>
836 <condition id="CM33_DSP_SP">
837 <description>CM33, DSP, SP FPU</description>
838 <require Dcore="Cortex-M33" Ddsp="DSP" Dfpu="SP_FPU"/>
839 </condition>
840
841 <condition id="ARMv8MML_NODSP_NOFPU">
842 <description>ARMv8MML, no DSP, no FPU</description>
843 <require Dcore="ARMV8MML" Ddsp="NO_DSP" Dfpu="NO_FPU"/>
844 </condition>
845 <condition id="ARMv8MML_DSP_NOFPU">
846 <description>ARMv8MML, DSP, no FPU</description>
847 <require Dcore="ARMV8MML" Ddsp="DSP" Dfpu="NO_FPU"/>
848 </condition>
849 <condition id="ARMv8MML_NODSP_SP">
850 <description>ARMv8MML, no DSP, SP FPU</description>
851 <require Dcore="ARMV8MML" Ddsp="NO_DSP" Dfpu="SP_FPU"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]852 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]853 <condition id="ARMv8MML_DSP_SP">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]854 <description>ARMv8MML, DSP, SP FPU</description>
855 <require Dcore="ARMV8MML" Ddsp="DSP" Dfpu="SP_FPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]856 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]857
Vladimir Umekbed07592017-06-14 14:35:26 +0200[diff] [blame]858 <condition id="CA5_CA9">
859 <description>Cortex-A5 or Cortex-A9 processor based device</description>
860 <accept Dcore="Cortex-A5"/>
861 <accept Dcore="Cortex-A9"/>
862 </condition>
863
Daniel Brondani650abfe2017-07-24 15:35:57 +0200[diff] [blame]864 <condition id="CA7">
865 <description>Cortex-A7 processor based device</description>
866 <accept Dcore="Cortex-A7"/>
867 </condition>
868
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]869 <!-- ARMCC compiler -->
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]870 <condition id="CA_ARMCC5">
871 <description>Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the ARM Compiler 5</description>
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]872 <require condition="ARMv7-A Device"/>
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]873 <require condition="ARMCC5"/>
Jonatan Antoni41e74d52017-04-21 14:42:00 +0200[diff] [blame]874 </condition>
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]875 <condition id="CA_ARMCC6">
Jonatan Antoni41e74d52017-04-21 14:42:00 +0200[diff] [blame]876 <description>Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the ARM Compiler 6</description>
877 <require condition="ARMv7-A Device"/>
878 <require condition="ARMCC6"/>
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]879 </condition>
880
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]881 <condition id="CM0_ARMCC">
882 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the ARM Compiler</description>
883 <require condition="CM0"/>
884 <require Tcompiler="ARMCC"/>
885 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]886 <condition id="CM0_LE_ARMCC">
887 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]888 <require condition="CM0_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]889 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]890 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]891 <condition id="CM0_BE_ARMCC">
892 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]893 <require condition="CM0_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]894 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]895 </condition>
896
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]897 <condition id="CM3_ARMCC">
898 <description>Cortex-M3 or SC300 processor based device for the ARM Compiler</description>
899 <require condition="CM3"/>
900 <require Tcompiler="ARMCC"/>
901 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]902 <condition id="CM3_LE_ARMCC">
903 <description>Cortex-M3 or SC300 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]904 <require condition="CM3_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]905 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]906 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]907 <condition id="CM3_BE_ARMCC">
908 <description>Cortex-M3 or SC300 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]909 <require condition="CM3_ARMCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]910 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]911 </condition>
912
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]913 <condition id="CM4_ARMCC">
914 <description>Cortex-M4 processor based device for the ARM Compiler</description>
915 <require condition="CM4"/>
916 <require Tcompiler="ARMCC"/>
917 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]918 <condition id="CM4_LE_ARMCC">
919 <description>Cortex-M4 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]920 <require condition="CM4_ARMCC"/>
921 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]922 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]923 <condition id="CM4_BE_ARMCC">
924 <description>Cortex-M4 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]925 <require condition="CM4_ARMCC"/>
926 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]927 </condition>
928
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]929 <condition id="CM4_FP_ARMCC">
930 <description>Cortex-M4 processor based device using Floating Point Unit for the ARM Compiler</description>
931 <require condition="CM4_FP"/>
932 <require Tcompiler="ARMCC"/>
933 </condition>
934 <condition id="CM4_FP_LE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]935 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]936 <require condition="CM4_FP_ARMCC"/>
937 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]938 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]939 <condition id="CM4_FP_BE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]940 <description>Cortex-M4 processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]941 <require condition="CM4_FP_ARMCC"/>
942 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]943 </condition>
944
945 <!-- XMC 4000 Series devices from Infineon require a special library -->
946 <condition id="CM4_LE_ARMCC_STD">
947 <description>Cortex-M4 processor based device in little endian mode for the ARM Compiler without Infineon devices</description>
948 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian"/>
949 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
950 <require Tcompiler="ARMCC"/>
951 </condition>
952 <condition id="CM4_LE_ARMCC_IFX">
953 <description>Cortex-M4 processor based device in little endian mode for the ARM Compiler and Infineon devices</description>
954 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
955 <require Tcompiler="ARMCC"/>
956 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]957 <condition id="CM4_FP_LE_ARMCC_STD">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]958 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the ARM Compiler without Infineon devices</description>
959 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian"/>
960 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
961 <require Tcompiler="ARMCC"/>
962 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]963 <condition id="CM4_FP_LE_ARMCC_IFX">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]964 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the ARM Compiler and Infineon devices</description>
965 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
966 <require Tcompiler="ARMCC"/>
967 </condition>
968
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]969 <condition id="CM7_ARMCC">
970 <description>Cortex-M7 processor based device for the ARM Compiler</description>
971 <require condition="CM7"/>
972 <require Tcompiler="ARMCC"/>
973 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]974 <condition id="CM7_LE_ARMCC">
975 <description>Cortex-M7 processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]976 <require condition="CM7_ARMCC"/>
977 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]978 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]979 <condition id="CM7_BE_ARMCC">
980 <description>Cortex-M7 processor based device in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]981 <require condition="CM7_ARMCC"/>
982 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]983 </condition>
984
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]985 <condition id="CM7_FP_ARMCC">
986 <description>Cortex-M7 processor based device using Floating Point Unit for the ARM Compiler</description>
987 <require condition="CM7_FP"/>
988 <require Tcompiler="ARMCC"/>
989 </condition>
990 <condition id="CM7_FP_LE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]991 <description>Cortex-M7 processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]992 <require condition="CM7_FP_ARMCC"/>
993 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]994 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]995 <condition id="CM7_FP_BE_ARMCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]996 <description>Cortex-M7 processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]997 <require condition="CM7_FP_ARMCC"/>
998 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]999 </condition>
1000
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1001 <condition id="CM7_SP_ARMCC">
1002 <description>Cortex-M7 processor based device using Floating Point Unit (SP) for the ARM Compiler</description>
1003 <require condition="CM7_SP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1004 <require Tcompiler="ARMCC"/>
1005 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1006 <condition id="CM7_SP_LE_ARMCC">
1007 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the ARM Compiler</description>
1008 <require condition="CM7_SP_ARMCC"/>
1009 <require Dendian="Little-endian"/>
1010 </condition>
1011 <condition id="CM7_SP_BE_ARMCC">
1012 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the ARM Compiler</description>
1013 <require condition="CM7_SP_ARMCC"/>
1014 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1015 </condition>
1016
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1017 <condition id="CM7_DP_ARMCC">
1018 <description>Cortex-M7 processor based device using Floating Point Unit (DP) for the ARM Compiler</description>
1019 <require condition="CM7_DP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1020 <require Tcompiler="ARMCC"/>
1021 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1022 <condition id="CM7_DP_LE_ARMCC">
1023 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the ARM Compiler</description>
1024 <require condition="CM7_DP_ARMCC"/>
1025 <require Dendian="Little-endian"/>
1026 </condition>
1027 <condition id="CM7_DP_BE_ARMCC">
1028 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the ARM Compiler</description>
1029 <require condition="CM7_DP_ARMCC"/>
1030 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1031 </condition>
1032
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1033 <condition id="CM23_ARMCC">
1034 <description>Cortex-M23 processor based device for the ARM Compiler</description>
1035 <require condition="CM23"/>
1036 <require Tcompiler="ARMCC"/>
1037 </condition>
1038 <condition id="CM23_LE_ARMCC">
1039 <description>Cortex-M23 processor based device in little endian mode for the ARM Compiler</description>
1040 <require condition="CM23_ARMCC"/>
1041 <require Dendian="Little-endian"/>
1042 </condition>
1043 <condition id="CM23_BE_ARMCC">
1044 <description>Cortex-M23 processor based device in big endian mode for the ARM Compiler</description>
1045 <require condition="CM23_ARMCC"/>
1046 <require Dendian="Big-endian"/>
1047 </condition>
1048
1049 <condition id="CM33_ARMCC">
1050 <description>Cortex-M33 processor based device for the ARM Compiler</description>
1051 <require condition="CM33"/>
1052 <require Tcompiler="ARMCC"/>
1053 </condition>
1054 <condition id="CM33_LE_ARMCC">
1055 <description>Cortex-M33 processor based device in little endian mode for the ARM Compiler</description>
1056 <require condition="CM33_ARMCC"/>
1057 <require Dendian="Little-endian"/>
1058 </condition>
1059 <condition id="CM33_BE_ARMCC">
1060 <description>Cortex-M33 processor based device in big endian mode for the ARM Compiler</description>
1061 <require condition="CM33_ARMCC"/>
1062 <require Dendian="Big-endian"/>
1063 </condition>
1064
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1065 <condition id="CM33_FP_ARMCC">
1066 <description>Cortex-M33 processor based device using Floating Point Unit for the ARM Compiler</description>
1067 <require condition="CM33_FP"/>
1068 <require Tcompiler="ARMCC"/>
1069 </condition>
1070 <condition id="CM33_FP_LE_ARMCC">
1071 <description>Cortex-M33 processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
1072 <require condition="CM33_FP_ARMCC"/>
1073 <require Dendian="Little-endian"/>
1074 </condition>
1075 <condition id="CM33_FP_BE_ARMCC">
1076 <description>Cortex-M33 processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
1077 <require condition="CM33_FP_ARMCC"/>
1078 <require Dendian="Big-endian"/>
1079 </condition>
1080
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1081 <condition id="CM33_NODSP_NOFPU_ARMCC">
1082 <description>CM33, no DSP, no FPU, ARM Compiler</description>
1083 <require condition="CM33_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1084 <require Tcompiler="ARMCC"/>
1085 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1086 <condition id="CM33_DSP_NOFPU_ARMCC">
1087 <description>CM33, DSP, no FPU, ARM Compiler</description>
1088 <require condition="CM33_DSP_NOFPU"/>
1089 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1090 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1091 <condition id="CM33_NODSP_SP_ARMCC">
1092 <description>CM33, no DSP, SP FPU, ARM Compiler</description>
1093 <require condition="CM33_NODSP_SP"/>
1094 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1095 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1096 <condition id="CM33_DSP_SP_ARMCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1097 <description>CM33, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1098 <require condition="CM33_DSP_SP"/>
1099 <require Tcompiler="ARMCC"/>
1100 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1101 <condition id="CM33_NODSP_NOFPU_LE_ARMCC">
1102 <description>CM33, little endian, no DSP, no FPU, ARM Compiler</description>
1103 <require condition="CM33_NODSP_NOFPU_ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1104 <require Dendian="Little-endian"/>
1105 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1106 <condition id="CM33_DSP_NOFPU_LE_ARMCC">
1107 <description>CM33, little endian, DSP, no FPU, ARM Compiler</description>
1108 <require condition="CM33_DSP_NOFPU_ARMCC"/>
1109 <require Dendian="Little-endian"/>
1110 </condition>
1111 <condition id="CM33_NODSP_SP_LE_ARMCC">
1112 <description>CM33, little endian, no DSP, SP FPU, ARM Compiler</description>
1113 <require condition="CM33_NODSP_SP_ARMCC"/>
1114 <require Dendian="Little-endian"/>
1115 </condition>
1116 <condition id="CM33_DSP_SP_LE_ARMCC">
1117 <description>CM33, little endian, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1118 <require condition="CM33_DSP_SP_ARMCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1119 <require Dendian="Little-endian"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1120 </condition>
1121
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1122 <condition id="ARMv8MBL_ARMCC">
1123 <description>ARMv8-M Baseline processor based device for the ARM Compiler</description>
1124 <require condition="ARMv8MBL"/>
1125 <require Tcompiler="ARMCC"/>
1126 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1127 <condition id="ARMv8MBL_LE_ARMCC">
1128 <description>ARMv8-M Baseline processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1129 <require condition="ARMv8MBL_ARMCC"/>
1130 <require Dendian="Little-endian"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1131 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1132 <condition id="ARMv8MBL_BE_ARMCC">
1133 <description>ARMv8-M Baseline processor based device in big endian mode for the ARM Compiler</description>
1134 <require condition="ARMv8MBL_ARMCC"/>
1135 <require Dendian="Big-endian"/>
1136 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1137
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1138 <condition id="ARMv8MML_ARMCC">
1139 <description>ARMv8-M Mainline processor based device for the ARM Compiler</description>
1140 <require condition="ARMv8MML"/>
1141 <require Tcompiler="ARMCC"/>
1142 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1143 <condition id="ARMv8MML_LE_ARMCC">
1144 <description>ARMv8-M Mainline processor based device in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1145 <require condition="ARMv8MML_ARMCC"/>
1146 <require Dendian="Little-endian"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1147 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1148 <condition id="ARMv8MML_BE_ARMCC">
1149 <description>ARMv8-M Mainline processor based device in big endian mode for the ARM Compiler</description>
1150 <require condition="ARMv8MML_ARMCC"/>
1151 <require Dendian="Big-endian"/>
1152 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1153
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1154 <condition id="ARMv8MML_FP_ARMCC">
1155 <description>ARMv8-M Mainline processor based device using Floating Point Unit for the ARM Compiler</description>
1156 <require condition="ARMv8MML_FP"/>
1157 <require Tcompiler="ARMCC"/>
1158 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1159 <condition id="ARMv8MML_FP_LE_ARMCC">
1160 <description>ARMv8-M Mainline processor based device using Floating Point Unit in little endian mode for the ARM Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1161 <require condition="ARMv8MML_FP_ARMCC"/>
1162 <require Dendian="Little-endian"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1163 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1164 <condition id="ARMv8MML_FP_BE_ARMCC">
1165 <description>ARMv8-M Mainline processor based device using Floating Point Unit in big endian mode for the ARM Compiler</description>
1166 <require condition="ARMv8MML_FP_ARMCC"/>
1167 <require Dendian="Big-endian"/>
1168 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1169
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1170 <condition id="ARMv8MML_NODSP_NOFPU_ARMCC">
1171 <description>ARMv8MML, no DSP, no FPU, ARM Compiler</description>
1172 <require condition="ARMv8MML_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1173 <require Tcompiler="ARMCC"/>
1174 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1175 <condition id="ARMv8MML_DSP_NOFPU_ARMCC">
1176 <description>ARMv8MML, DSP, no FPU, ARM Compiler</description>
1177 <require condition="ARMv8MML_DSP_NOFPU"/>
1178 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1179 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1180 <condition id="ARMv8MML_NODSP_SP_ARMCC">
1181 <description>ARMv8MML, no DSP, SP FPU, ARM Compiler</description>
1182 <require condition="ARMv8MML_NODSP_SP"/>
1183 <require Tcompiler="ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1184 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1185 <condition id="ARMv8MML_DSP_SP_ARMCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1186 <description>ARMv8MML, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1187 <require condition="ARMv8MML_DSP_SP"/>
1188 <require Tcompiler="ARMCC"/>
1189 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1190 <condition id="ARMv8MML_NODSP_NOFPU_LE_ARMCC">
1191 <description>ARMv8MML, little endian, no DSP, no FPU, ARM Compiler</description>
1192 <require condition="ARMv8MML_NODSP_NOFPU_ARMCC"/>
1193 <require Dendian="Little-endian"/>
1194 </condition>
1195 <condition id="ARMv8MML_DSP_NOFPU_LE_ARMCC">
1196 <description>ARMv8MML, little endian, DSP, no FPU, ARM Compiler</description>
1197 <require condition="ARMv8MML_DSP_NOFPU_ARMCC"/>
1198 <require Dendian="Little-endian"/>
1199 </condition>
1200 <condition id="ARMv8MML_NODSP_SP_LE_ARMCC">
1201 <description>ARMv8MML, little endian, no DSP, SP FPU, ARM Compiler</description>
1202 <require condition="ARMv8MML_NODSP_SP_ARMCC"/>
1203 <require Dendian="Little-endian"/>
1204 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1205 <condition id="ARMv8MML_DSP_SP_LE_ARMCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1206 <description>ARMv8MML, little endian, DSP, SP FPU, ARM Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1207 <require condition="ARMv8MML_DSP_SP_ARMCC"/>
1208 <require Dendian="Little-endian"/>
1209 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1210
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1211 <!-- GCC compiler -->
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]1212 <condition id="CA_GCC">
1213 <description>Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the GCC Compiler</description>
1214 <require condition="ARMv7-A Device"/>
1215 <require Tcompiler="GCC"/>
1216 </condition>
1217
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1218 <condition id="CM0_GCC">
1219 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the GCC Compiler</description>
1220 <require condition="CM0"/>
1221 <require Tcompiler="GCC"/>
1222 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1223 <condition id="CM0_LE_GCC">
1224 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1225 <require condition="CM0_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1226 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1227 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1228 <condition id="CM0_BE_GCC">
1229 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1230 <require condition="CM0_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1231 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1232 </condition>
1233
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1234 <condition id="CM3_GCC">
1235 <description>Cortex-M3 or SC300 processor based device for the GCC Compiler</description>
1236 <require condition="CM3"/>
1237 <require Tcompiler="GCC"/>
1238 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1239 <condition id="CM3_LE_GCC">
1240 <description>Cortex-M3 or SC300 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1241 <require condition="CM3_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1242 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1243 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1244 <condition id="CM3_BE_GCC">
1245 <description>Cortex-M3 or SC300 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1246 <require condition="CM3_GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1247 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1248 </condition>
1249
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1250 <condition id="CM4_GCC">
1251 <description>Cortex-M4 processor based device for the GCC Compiler</description>
1252 <require condition="CM4"/>
1253 <require Tcompiler="GCC"/>
1254 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1255 <condition id="CM4_LE_GCC">
1256 <description>Cortex-M4 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1257 <require condition="CM4_GCC"/>
1258 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1259 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1260 <condition id="CM4_BE_GCC">
1261 <description>Cortex-M4 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1262 <require condition="CM4_GCC"/>
1263 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1264 </condition>
1265
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1266 <condition id="CM4_FP_GCC">
1267 <description>Cortex-M4 processor based device using Floating Point Unit for the GCC Compiler</description>
1268 <require condition="CM4_FP"/>
1269 <require Tcompiler="GCC"/>
1270 </condition>
1271 <condition id="CM4_FP_LE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1272 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1273 <require condition="CM4_FP_GCC"/>
1274 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1275 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1276 <condition id="CM4_FP_BE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1277 <description>Cortex-M4 processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1278 <require condition="CM4_FP_GCC"/>
1279 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1280 </condition>
1281
1282 <!-- XMC 4000 Series devices from Infineon require a special library -->
1283 <condition id="CM4_LE_GCC_STD">
1284 <description>Cortex-M4 processor based device in little endian mode for the GCC Compiler without Infineon devices</description>
1285 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian"/>
1286 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
1287 <require Tcompiler="GCC"/>
1288 </condition>
1289 <condition id="CM4_LE_GCC_IFX">
1290 <description>Cortex-M4 processor based device in little endian mode for the GCC Compiler and Infineon devices</description>
1291 <require Dcore="Cortex-M4" Dfpu="NO_FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
1292 <require Tcompiler="GCC"/>
1293 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1294 <condition id="CM4_FP_LE_GCC_STD">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1295 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler without Infineon devices</description>
1296 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian"/>
1297 <deny Dvendor="Infineon:7" Dname="XMC4*"/>
1298 <require Tcompiler="GCC"/>
1299 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1300 <condition id="CM4_FP_LE_GCC_IFX">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1301 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler and Infineon devices</description>
1302 <require Dcore="Cortex-M4" Dfpu="FPU" Dendian="Little-endian" Dvendor="Infineon:7" Dname="XMC4*"/>
1303 <require Tcompiler="GCC"/>
1304 </condition>
1305
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1306 <condition id="CM7_GCC">
1307 <description>Cortex-M7 processor based device for the GCC Compiler</description>
1308 <require condition="CM7"/>
1309 <require Tcompiler="GCC"/>
1310 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1311 <condition id="CM7_LE_GCC">
1312 <description>Cortex-M7 processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1313 <require condition="CM7_GCC"/>
1314 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1315 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1316 <condition id="CM7_BE_GCC">
1317 <description>Cortex-M7 processor based device in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1318 <require condition="CM7_GCC"/>
1319 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1320 </condition>
1321
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1322 <condition id="CM7_FP_GCC">
1323 <description>Cortex-M7 processor based device using Floating Point Unit for the GCC Compiler</description>
1324 <require condition="CM7_FP"/>
1325 <require Tcompiler="GCC"/>
1326 </condition>
1327 <condition id="CM7_FP_LE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1328 <description>Cortex-M7 processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1329 <require condition="CM7_FP_GCC"/>
1330 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1331 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1332 <condition id="CM7_FP_BE_GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1333 <description>Cortex-M7 processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1334 <require condition="CM7_FP_GCC"/>
1335 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1336 </condition>
1337
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1338 <condition id="CM7_SP_GCC">
1339 <description>Cortex-M7 processor based device using Floating Point Unit (SP) for the GCC Compiler</description>
1340 <require condition="CM7_SP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1341 <require Tcompiler="GCC"/>
1342 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1343 <condition id="CM7_SP_LE_GCC">
1344 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the GCC Compiler</description>
1345 <require condition="CM7_SP_GCC"/>
1346 <require Dendian="Little-endian"/>
1347 </condition>
1348 <condition id="CM7_SP_BE_GCC">
1349 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the GCC Compiler</description>
1350 <require condition="CM7_SP_GCC"/>
1351 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1352 </condition>
1353
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1354 <condition id="CM7_DP_GCC">
1355 <description>Cortex-M7 processor based device using Floating Point Unit (DP) for the GCC Compiler</description>
1356 <require condition="CM7_DP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1357 <require Tcompiler="GCC"/>
1358 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1359 <condition id="CM7_DP_LE_GCC">
1360 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the GCC Compiler</description>
1361 <require condition="CM7_DP_GCC"/>
1362 <require Dendian="Little-endian"/>
1363 </condition>
1364 <condition id="CM7_DP_BE_GCC">
1365 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the GCC Compiler</description>
1366 <require condition="CM7_DP_GCC"/>
1367 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1368 </condition>
1369
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1370 <condition id="CM23_GCC">
1371 <description>Cortex-M23 processor based device for the GCC Compiler</description>
1372 <require condition="CM23"/>
1373 <require Tcompiler="GCC"/>
1374 </condition>
1375 <condition id="CM23_LE_GCC">
1376 <description>Cortex-M23 processor based device in little endian mode for the GCC Compiler</description>
1377 <require condition="CM23_GCC"/>
1378 <require Dendian="Little-endian"/>
1379 </condition>
1380 <condition id="CM23_BE_GCC">
1381 <description>Cortex-M23 processor based device in big endian mode for the GCC Compiler</description>
1382 <require condition="CM23_GCC"/>
1383 <require Dendian="Big-endian"/>
1384 </condition>
1385
1386 <condition id="CM33_GCC">
1387 <description>Cortex-M33 processor based device for the GCC Compiler</description>
1388 <require condition="CM33"/>
1389 <require Tcompiler="GCC"/>
1390 </condition>
1391 <condition id="CM33_LE_GCC">
1392 <description>Cortex-M33 processor based device in little endian mode for the GCC Compiler</description>
1393 <require condition="CM33_GCC"/>
1394 <require Dendian="Little-endian"/>
1395 </condition>
1396 <condition id="CM33_BE_GCC">
1397 <description>Cortex-M33 processor based device in big endian mode for the GCC Compiler</description>
1398 <require condition="CM33_GCC"/>
1399 <require Dendian="Big-endian"/>
1400 </condition>
1401
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1402 <condition id="CM33_FP_GCC">
1403 <description>Cortex-M33 processor based device using Floating Point Unit for the GCC Compiler</description>
1404 <require condition="CM33_FP"/>
1405 <require Tcompiler="GCC"/>
1406 </condition>
1407 <condition id="CM33_FP_LE_GCC">
1408 <description>Cortex-M33 processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
1409 <require condition="CM33_FP_GCC"/>
1410 <require Dendian="Little-endian"/>
1411 </condition>
1412 <condition id="CM33_FP_BE_GCC">
1413 <description>Cortex-M33 processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
1414 <require condition="CM33_FP_GCC"/>
1415 <require Dendian="Big-endian"/>
1416 </condition>
1417
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1418 <condition id="CM33_NODSP_NOFPU_GCC">
1419 <description>CM33, no DSP, no FPU, GCC Compiler</description>
1420 <require condition="CM33_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1421 <require Tcompiler="GCC"/>
1422 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1423 <condition id="CM33_DSP_NOFPU_GCC">
1424 <description>CM33, DSP, no FPU, GCC Compiler</description>
1425 <require condition="CM33_DSP_NOFPU"/>
1426 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1427 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1428 <condition id="CM33_NODSP_SP_GCC">
1429 <description>CM33, no DSP, SP FPU, GCC Compiler</description>
1430 <require condition="CM33_NODSP_SP"/>
1431 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1432 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1433 <condition id="CM33_DSP_SP_GCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1434 <description>CM33, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1435 <require condition="CM33_DSP_SP"/>
1436 <require Tcompiler="GCC"/>
1437 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1438 <condition id="CM33_NODSP_NOFPU_LE_GCC">
1439 <description>CM33, little endian, no DSP, no FPU, GCC Compiler</description>
1440 <require condition="CM33_NODSP_NOFPU_GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1441 <require Dendian="Little-endian"/>
1442 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1443 <condition id="CM33_DSP_NOFPU_LE_GCC">
1444 <description>CM33, little endian, DSP, no FPU, GCC Compiler</description>
1445 <require condition="CM33_DSP_NOFPU_GCC"/>
1446 <require Dendian="Little-endian"/>
1447 </condition>
1448 <condition id="CM33_NODSP_SP_LE_GCC">
1449 <description>CM33, little endian, no DSP, SP FPU, GCC Compiler</description>
1450 <require condition="CM33_NODSP_SP_GCC"/>
1451 <require Dendian="Little-endian"/>
1452 </condition>
1453 <condition id="CM33_DSP_SP_LE_GCC">
1454 <description>CM33, little endian, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1455 <require condition="CM33_DSP_SP_GCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1456 <require Dendian="Little-endian"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1457 </condition>
1458
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1459 <condition id="ARMv8MBL_GCC">
1460 <description>ARMv8-M Baseline processor based device for the GCC Compiler</description>
1461 <require condition="ARMv8MBL"/>
1462 <require Tcompiler="GCC"/>
1463 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1464 <condition id="ARMv8MBL_LE_GCC">
1465 <description>ARMv8-M Baseline processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1466 <require condition="ARMv8MBL_GCC"/>
1467 <require Dendian="Little-endian"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1468 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1469 <condition id="ARMv8MBL_BE_GCC">
1470 <description>ARMv8-M Baseline processor based device in big endian mode for the GCC Compiler</description>
1471 <require condition="ARMv8MBL_GCC"/>
1472 <require Dendian="Big-endian"/>
1473 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1474
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1475 <condition id="ARMv8MML_GCC">
1476 <description>ARMv8-M Mainline processor based device for the GCC Compiler</description>
1477 <require condition="ARMv8MML"/>
1478 <require Tcompiler="GCC"/>
1479 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1480 <condition id="ARMv8MML_LE_GCC">
1481 <description>ARMv8-M Mainline processor based device in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1482 <require condition="ARMv8MML_GCC"/>
1483 <require Dendian="Little-endian"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1484 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1485 <condition id="ARMv8MML_BE_GCC">
1486 <description>ARMv8-M Mainline processor based device in big endian mode for the GCC Compiler</description>
1487 <require condition="ARMv8MML_GCC"/>
1488 <require Dendian="Big-endian"/>
1489 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1490
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1491 <condition id="ARMv8MML_FP_GCC">
1492 <description>ARMv8-M Mainline processor based device using Floating Point Unit for the GCC Compiler</description>
1493 <require condition="ARMv8MML_FP"/>
1494 <require Tcompiler="GCC"/>
1495 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1496 <condition id="ARMv8MML_FP_LE_GCC">
1497 <description>ARMv8-M Mainline processor based device using Floating Point Unit in little endian mode for the GCC Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1498 <require condition="ARMv8MML_FP_GCC"/>
1499 <require Dendian="Little-endian"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1500 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1501 <condition id="ARMv8MML_FP_BE_GCC">
1502 <description>ARMv8-M Mainline processor based device using Floating Point Unit in big endian mode for the GCC Compiler</description>
1503 <require condition="ARMv8MML_FP_GCC"/>
1504 <require Dendian="Big-endian"/>
1505 </condition>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]1506
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1507 <condition id="ARMv8MML_NODSP_NOFPU_GCC">
1508 <description>ARMv8MML, no DSP, no FPU, GCC Compiler</description>
1509 <require condition="ARMv8MML_NODSP_NOFPU"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1510 <require Tcompiler="GCC"/>
1511 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1512 <condition id="ARMv8MML_DSP_NOFPU_GCC">
1513 <description>ARMv8MML, DSP, no FPU, GCC Compiler</description>
1514 <require condition="ARMv8MML_DSP_NOFPU"/>
1515 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1516 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1517 <condition id="ARMv8MML_NODSP_SP_GCC">
1518 <description>ARMv8MML, no DSP, SP FPU, GCC Compiler</description>
1519 <require condition="ARMv8MML_NODSP_SP"/>
1520 <require Tcompiler="GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1521 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1522 <condition id="ARMv8MML_DSP_SP_GCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1523 <description>ARMv8MML, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1524 <require condition="ARMv8MML_DSP_SP"/>
1525 <require Tcompiler="GCC"/>
1526 </condition>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1527 <condition id="ARMv8MML_NODSP_NOFPU_LE_GCC">
1528 <description>ARMv8MML, little endian, no DSP, no FPU, GCC Compiler</description>
1529 <require condition="ARMv8MML_NODSP_NOFPU_GCC"/>
1530 <require Dendian="Little-endian"/>
1531 </condition>
1532 <condition id="ARMv8MML_DSP_NOFPU_LE_GCC">
1533 <description>ARMv8MML, little endian, DSP, no FPU, GCC Compiler</description>
1534 <require condition="ARMv8MML_DSP_NOFPU_GCC"/>
1535 <require Dendian="Little-endian"/>
1536 </condition>
1537 <condition id="ARMv8MML_NODSP_SP_LE_GCC">
1538 <description>ARMv8MML, little endian, no DSP, SP FPU, GCC Compiler</description>
1539 <require condition="ARMv8MML_NODSP_SP_GCC"/>
1540 <require Dendian="Little-endian"/>
1541 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1542 <condition id="ARMv8MML_DSP_SP_LE_GCC">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1543 <description>ARMv8MML, little endian, DSP, SP FPU, GCC Compiler</description>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1544 <require condition="ARMv8MML_DSP_SP_GCC"/>
1545 <require Dendian="Little-endian"/>
1546 </condition>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1547
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1548 <!-- IAR compiler -->
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]1549 <condition id="CA_IAR">
1550 <description>Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the IAR Compiler</description>
1551 <require condition="ARMv7-A Device"/>
1552 <require Tcompiler="IAR"/>
1553 </condition>
1554
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1555 <condition id="CM0_IAR">
1556 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device for the IAR Compiler</description>
1557 <require condition="CM0"/>
1558 <require Tcompiler="IAR"/>
1559 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1560 <condition id="CM0_LE_IAR">
1561 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1562 <require condition="CM0_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1563 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1564 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1565 <condition id="CM0_BE_IAR">
1566 <description>Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1567 <require condition="CM0_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1568 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1569 </condition>
1570
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1571 <condition id="CM3_IAR">
1572 <description>Cortex-M3 or SC300 processor based device for the IAR Compiler</description>
1573 <require condition="CM3"/>
1574 <require Tcompiler="IAR"/>
1575 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1576 <condition id="CM3_LE_IAR">
1577 <description>Cortex-M3 or SC300 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1578 <require condition="CM3_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1579 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1580 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1581 <condition id="CM3_BE_IAR">
1582 <description>Cortex-M3 or SC300 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1583 <require condition="CM3_IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1584 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1585 </condition>
1586
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1587 <condition id="CM4_IAR">
1588 <description>Cortex-M4 processor based device for the IAR Compiler</description>
1589 <require condition="CM4"/>
1590 <require Tcompiler="IAR"/>
1591 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1592 <condition id="CM4_LE_IAR">
1593 <description>Cortex-M4 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1594 <require condition="CM4_IAR"/>
1595 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1596 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1597 <condition id="CM4_BE_IAR">
1598 <description>Cortex-M4 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1599 <require condition="CM4_IAR"/>
1600 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1601 </condition>
1602
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1603 <condition id="CM4_FP_IAR">
1604 <description>Cortex-M4 processor based device using Floating Point Unit for the IAR Compiler</description>
1605 <require condition="CM4_FP"/>
1606 <require Tcompiler="IAR"/>
1607 </condition>
1608 <condition id="CM4_FP_LE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1609 <description>Cortex-M4 processor based device using Floating Point Unit in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1610 <require condition="CM4_FP_IAR"/>
1611 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1612 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1613 <condition id="CM4_FP_BE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1614 <description>Cortex-M4 processor based device using Floating Point Unit in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1615 <require condition="CM4_FP_IAR"/>
1616 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1617 </condition>
1618
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1619 <condition id="CM7_IAR">
1620 <description>Cortex-M7 processor based device for the IAR Compiler</description>
1621 <require condition="CM7"/>
1622 <require Tcompiler="IAR"/>
1623 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1624 <condition id="CM7_LE_IAR">
1625 <description>Cortex-M7 processor based device in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1626 <require condition="CM7_IAR"/>
1627 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1628 </condition>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1629 <condition id="CM7_BE_IAR">
1630 <description>Cortex-M7 processor based device in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1631 <require condition="CM7_IAR"/>
1632 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1633 </condition>
1634
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1635 <condition id="CM7_FP_IAR">
1636 <description>Cortex-M7 processor based device using Floating Point Unit for the IAR Compiler</description>
1637 <require condition="CM7_FP"/>
1638 <require Tcompiler="IAR"/>
1639 </condition>
1640 <condition id="CM7_FP_LE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1641 <description>Cortex-M7 processor based device using Floating Point Unit in little endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1642 <require condition="CM7_FP_IAR"/>
1643 <require Dendian="Little-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1644 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1645 <condition id="CM7_FP_BE_IAR">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1646 <description>Cortex-M7 processor based device using Floating Point Unit in big endian mode for the IAR Compiler</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1647 <require condition="CM7_FP_IAR"/>
1648 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1649 </condition>
1650
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1651 <condition id="CM7_SP_IAR">
1652 <description>Cortex-M7 processor based device using Floating Point Unit (SP) for the IAR Compiler</description>
1653 <require condition="CM7_SP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1654 <require Tcompiler="IAR"/>
1655 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1656 <condition id="CM7_SP_LE_IAR">
1657 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the IAR Compiler</description>
1658 <require condition="CM7_SP_IAR"/>
1659 <require Dendian="Little-endian"/>
1660 </condition>
1661 <condition id="CM7_SP_BE_IAR">
1662 <description>Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the IAR Compiler</description>
1663 <require condition="CM7_SP_IAR"/>
1664 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1665 </condition>
1666
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1667 <condition id="CM7_DP_IAR">
1668 <description>Cortex-M7 processor based device using Floating Point Unit (DP) for the IAR Compiler</description>
1669 <require condition="CM7_DP"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1670 <require Tcompiler="IAR"/>
1671 </condition>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1672 <condition id="CM7_DP_LE_IAR">
1673 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the IAR Compiler</description>
1674 <require condition="CM7_DP_IAR"/>
1675 <require Dendian="Little-endian"/>
1676 </condition>
1677 <condition id="CM7_DP_BE_IAR">
1678 <description>Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the IAR Compiler</description>
1679 <require condition="CM7_DP_IAR"/>
1680 <require Dendian="Big-endian"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1681 </condition>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]1682
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1683 <!-- conditions selecting single devices and CMSIS Core -->
1684 <!-- used for component startup, GCC version is used for C-Startup -->
1685 <condition id="ARMCM0 CMSIS">
1686 <description>Generic ARM Cortex-M0 device startup and depends on CMSIS Core</description>
1687 <require Dvendor="ARM:82" Dname="ARMCM0"/>
1688 <require Cclass="CMSIS" Cgroup="CORE"/>
1689 </condition>
1690 <condition id="ARMCM0 CMSIS GCC">
1691 <description>Generic ARM Cortex-M0 device startup and depends on CMSIS Core requiring GCC</description>
1692 <require condition="ARMCM0 CMSIS"/>
1693 <require condition="GCC"/>
1694 </condition>
1695
1696 <condition id="ARMCM0+ CMSIS">
1697 <description>Generic ARM Cortex-M0+ device startup and depends on CMSIS Core</description>
1698 <require Dvendor="ARM:82" Dname="ARMCM0P"/>
1699 <require Cclass="CMSIS" Cgroup="CORE"/>
1700 </condition>
1701 <condition id="ARMCM0+ CMSIS GCC">
1702 <description>Generic ARM Cortex-M0+ device startup and depends CMSIS Core requiring GCC</description>
1703 <require condition="ARMCM0+ CMSIS"/>
1704 <require condition="GCC"/>
1705 </condition>
1706
1707 <condition id="ARMCM3 CMSIS">
1708 <description>Generic ARM Cortex-M3 device startup and depends on CMSIS Core</description>
1709 <require Dvendor="ARM:82" Dname="ARMCM3"/>
1710 <require Cclass="CMSIS" Cgroup="CORE"/>
1711 </condition>
1712 <condition id="ARMCM3 CMSIS GCC">
1713 <description>Generic ARM Cortex-M3 device startup and depends on CMSIS Core requiring GCC</description>
1714 <require condition="ARMCM3 CMSIS"/>
1715 <require condition="GCC"/>
1716 </condition>
1717
1718 <condition id="ARMCM4 CMSIS">
1719 <description>Generic ARM Cortex-M4 device startup and depends on CMSIS Core</description>
1720 <require Dvendor="ARM:82" Dname="ARMCM4*"/>
1721 <require Cclass="CMSIS" Cgroup="CORE"/>
1722 </condition>
1723 <condition id="ARMCM4 CMSIS GCC">
1724 <description>Generic ARM Cortex-M4 device startup and depends on CMSIS Core requiring GCC</description>
1725 <require condition="ARMCM4 CMSIS"/>
1726 <require condition="GCC"/>
1727 </condition>
1728
1729 <condition id="ARMCM7 CMSIS">
1730 <description>Generic ARM Cortex-M7 device startup and depends on CMSIS Core</description>
1731 <require Dvendor="ARM:82" Dname="ARMCM7*"/>
1732 <require Cclass="CMSIS" Cgroup="CORE"/>
1733 </condition>
1734 <condition id="ARMCM7 CMSIS GCC">
1735 <description>Generic ARM Cortex-M7 device startup and depends on CMSIS Core requiring GCC</description>
1736 <require condition="ARMCM7 CMSIS"/>
1737 <require condition="GCC"/>
1738 </condition>
1739
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1740 <condition id="ARMCM23 CMSIS">
1741 <description>Generic ARM Cortex-M23 device startup and depends on CMSIS Core</description>
1742 <require Dvendor="ARM:82" Dname="ARMCM23*"/>
1743 <require Cclass="CMSIS" Cgroup="CORE"/>
1744 </condition>
1745 <condition id="ARMCM23 CMSIS GCC">
1746 <description>Generic ARM Cortex-M23 device startup and depends on CMSIS Core requiring GCC</description>
1747 <require condition="ARMCM23 CMSIS"/>
1748 <require condition="GCC"/>
1749 </condition>
1750
1751 <condition id="ARMCM33 CMSIS">
1752 <description>Generic ARM Cortex-M33 device startup and depends on CMSIS Core</description>
1753 <require Dvendor="ARM:82" Dname="ARMCM33*"/>
1754 <require Cclass="CMSIS" Cgroup="CORE"/>
1755 </condition>
1756 <condition id="ARMCM33 CMSIS GCC">
1757 <description>Generic ARM Cortex-M33 device startup and depends on CMSIS Core requiring GCC</description>
1758 <require condition="ARMCM33 CMSIS"/>
1759 <require condition="GCC"/>
1760 </condition>
1761
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1762 <condition id="ARMSC000 CMSIS">
1763 <description>Generic ARM SC000 device startup and depends on CMSIS Core</description>
1764 <require Dvendor="ARM:82" Dname="ARMSC000"/>
1765 <require Cclass="CMSIS" Cgroup="CORE"/>
1766 </condition>
1767 <condition id="ARMSC000 CMSIS GCC">
1768 <description>Generic ARM SC000 device startup and depends on CMSIS Core requiring GCC</description>
1769 <require condition="ARMSC000 CMSIS"/>
1770 <require condition="GCC"/>
1771 </condition>
1772
1773 <condition id="ARMSC300 CMSIS">
1774 <description>Generic ARM SC300 device startup and depends on CMSIS Core</description>
1775 <require Dvendor="ARM:82" Dname="ARMSC300"/>
1776 <require Cclass="CMSIS" Cgroup="CORE"/>
1777 </condition>
1778 <condition id="ARMSC300 CMSIS GCC">
1779 <description>Generic ARM SC300 device startup and dependson CMSIS Core requiring GCC</description>
1780 <require condition="ARMSC300 CMSIS"/>
1781 <require condition="GCC"/>
1782 </condition>
1783
1784 <condition id="ARMv8MBL CMSIS">
1785 <description>Generic ARM ARMv8MBL device startup and depends on CMSIS Core</description>
1786 <require Dvendor="ARM:82" Dname="ARMv8MBL"/>
1787 <require Cclass="CMSIS" Cgroup="CORE"/>
1788 </condition>
1789 <condition id="ARMv8MBL CMSIS GCC">
1790 <description>Generic ARM ARMv8MBL device startup and depends on CMSIS Core requiring GCC</description>
1791 <require condition="ARMv8MBL CMSIS"/>
1792 <require condition="GCC"/>
1793 </condition>
1794
1795 <condition id="ARMv8MML CMSIS">
1796 <description>Generic ARM ARMv8MML device startup and depends on CMSIS Core</description>
1797 <require Dvendor="ARM:82" Dname="ARMv8MML*"/>
1798 <require Cclass="CMSIS" Cgroup="CORE"/>
1799 </condition>
1800 <condition id="ARMv8MML CMSIS GCC">
1801 <description>Generic ARM ARMv8MML device startup and depends on CMSIS Core requiring GCC</description>
1802 <require condition="ARMv8MML CMSIS"/>
1803 <require condition="GCC"/>
1804 </condition>
1805
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]1806 <condition id="ARMCA5 CMSIS">
1807 <description>Generic ARM Cortex-A5 device startup and depends on CMSIS Core</description>
1808 <require Dvendor="ARM:82" Dname="ARMCA5"/>
1809 <require Cclass="CMSIS" Cgroup="CORE"/>
1810 </condition>
1811
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]1812 <condition id="ARMCA7 CMSIS">
1813 <description>Generic ARM Cortex-A7 device startup and depends on CMSIS Core</description>
1814 <require Dvendor="ARM:82" Dname="ARMCA7"/>
1815 <require Cclass="CMSIS" Cgroup="CORE"/>
1816 </condition>
1817
1818 <condition id="ARMCA9 CMSIS">
1819 <description>Generic ARM Cortex-A9 device startup and depends on CMSIS Core</description>
1820 <require Dvendor="ARM:82" Dname="ARMCA9"/>
1821 <require Cclass="CMSIS" Cgroup="CORE"/>
1822 </condition>
1823
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1824 <!-- CMSIS DSP -->
1825 <condition id="CMSIS DSP">
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1826 <description>Components required for DSP</description>
1827 <require condition="ARMv6_7_8-M Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]1828 <require condition="ARMCC GCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]1829 <require Cclass="CMSIS" Cgroup="CORE"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1830 </condition>
1831
1832 <!-- RTOS RTX -->
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1833 <condition id="RTOS RTX">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1834 <description>Components required for RTOS RTX</description>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1835 <require condition="ARMv6_7-M Device"/>
1836 <require condition="ARMCC GCC IAR"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]1837 <require Cclass="Device" Cgroup="Startup"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1838 <deny Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]1839 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1840 <condition id="RTOS RTX5">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1841 <description>Components required for RTOS RTX5</description>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1842 <require condition="ARMv6_7_8-M Device"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]1843 <require condition="ARMCC GCC IAR"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1844 <require Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5"/>
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1845 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1846 <condition id="RTOS2 RTX5">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]1847 <description>Components required for RTOS2 RTX5</description>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]1848 <require condition="ARMv6_7_8-M Device"/>
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]1849 <require condition="ARMCC GCC IAR"/>
1850 <require Cclass="CMSIS" Cgroup="CORE"/>
1851 <require Cclass="Device" Cgroup="Startup"/>
1852 </condition>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]1853 <condition id="RTOS2 RTX5 v7-A">
1854 <description>Components required for RTOS2 RTX5 v7-A</description>
1855 <require condition="ARMv7-A Device"/>
1856 <require condition="ARMCC GCC IAR"/>
1857 <require Cclass="CMSIS" Cgroup="CORE"/>
1858 <require Cclass="Device" Cgroup="Startup"/>
1859 <require Cclass="Device" Cgroup="OS Tick"/>
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]1860 <require Cclass="Device" Cgroup="IRQ Controller"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]1861 </condition>
Robert Rostoharff9fa5b2017-04-19 11:55:58 +0200[diff] [blame]1862 <condition id="RTOS2 RTX5 Lib">
1863 <description>Components required for RTOS2 RTX5 Library</description>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1864 <require condition="ARMv6_7_8-M Device"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]1865 <require condition="ARMCC GCC IAR"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1866 <require Cclass="CMSIS" Cgroup="CORE"/>
1867 <require Cclass="Device" Cgroup="Startup"/>
1868 </condition>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1869 <condition id="RTOS2 RTX5 NS">
1870 <description>Components required for RTOS2 RTX5 in Non-Secure Domain</description>
1871 <require condition="ARMv8-M TZ Device"/>
1872 <require condition="ARMCC GCC"/>
1873 <require Cclass="CMSIS" Cgroup="CORE"/>
1874 <require Cclass="Device" Cgroup="Startup"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]1875 </condition>
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]1876
1877 <!-- OS Tick -->
1878 <condition id="OS Tick PTIM">
1879 <description>Components required for OS Tick Private Timer</description>
1880 <require condition="CA5_CA9"/>
1881 <require Cclass="Device" Cgroup="IRQ Controller"/>
1882 </condition>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]1883
Daniel Brondani650abfe2017-07-24 15:35:57 +0200[diff] [blame]1884 <condition id="OS Tick GTIM">
1885 <description>Components required for OS Tick Generic Physical Timer</description>
1886 <require condition="CA7"/>
1887 <require Cclass="Device" Cgroup="IRQ Controller"/>
1888 </condition>
1889
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1890 </conditions>
1891
1892 <components>
1893 <!-- CMSIS-Core component -->
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]1894 <component Cclass="CMSIS" Cgroup="CORE" Cversion="5.0.2" condition="ARMv6_7_8-M Device" >
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1895 <description>CMSIS-CORE for Cortex-M, SC000, SC300, ARMv8-M</description>
1896 <files>
1897 <!-- CPU independent -->
1898 <file category="doc" name="CMSIS/Documentation/Core/html/index.html"/>
1899 <file category="include" name="CMSIS/Include/"/>
Robert Rostoharb2e07162016-11-04 10:43:56 +0100[diff] [blame]1900 <file category="header" name="CMSIS/Include/tz_context.h" condition="ARMv8-M TZ Device"/>
Christopher Seidl2e8b8142016-10-25 16:29:05 +0200[diff] [blame]1901 <!-- Code template -->
Robert Rostohar0e71e882016-11-16 19:03:44 +0100[diff] [blame]1902 <file category="sourceC" attr="template" condition="ARMv8-M TZ Device" name="CMSIS/Core/Template/ARMv8-M/main_s.c" version="1.1.0" select="Secure mode 'main' module for ARMv8-M"/>
Robert Rostohar71f4dcf2016-11-16 19:06:01 +0100[diff] [blame]1903 <file category="sourceC" attr="template" condition="ARMv8-M TZ Device" name="CMSIS/Core/Template/ARMv8-M/tz_context.c" version="1.1.0" select="RTOS Context Management (TrustZone for ARMv8-M)" />
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1904 </files>
1905 </component>
1906
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]1907 <component Cclass="CMSIS" Cgroup="CORE" Cversion="1.0.0" condition="ARMv7-A Device" >
1908 <description>CMSIS-CORE for Cortex-A</description>
1909 <files>
1910 <!-- CPU independent -->
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]1911 <file category="doc" name="CMSIS/Documentation/Core_A/html/index.html"/>
brondanib6bdb2c2017-03-02 16:15:52 +0100[diff] [blame]1912 <file category="include" name="CMSIS/Core_A/Include/"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]1913 </files>
1914 </component>
1915
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1916 <!-- CMSIS-Startup components -->
1917 <!-- Cortex-M0 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1918 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM0 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1919 <description>System and Startup for Generic ARM Cortex-M0 device</description>
1920 <files>
1921 <!-- include folder / device header file -->
1922 <file category="header" name="Device/ARM/ARMCM0/Include/ARMCM0.h"/>
1923 <!-- startup / system file -->
1924 <file category="sourceAsm" name="Device/ARM/ARMCM0/Source/ARM/startup_ARMCM0.s" version="1.0.0" attr="config" condition="ARMCC"/>
1925 <file category="sourceAsm" name="Device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.S" version="1.0.0" attr="config" condition="GCC"/>
1926 <file category="linkerScript" name="Device/ARM/ARMCM0/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1927 <file category="sourceAsm" name="Device/ARM/ARMCM0/Source/IAR/startup_ARMCM0.s" version="1.0.0" attr="config" condition="IAR"/>
1928 <file category="sourceC" name="Device/ARM/ARMCM0/Source/system_ARMCM0.c" version="1.0.0" attr="config"/>
1929 </files>
1930 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1931 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM0 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1932 <description>System and Startup for Generic ARM Cortex-M0 device</description>
1933 <files>
1934 <!-- include folder / device header file -->
1935 <file category="header" name="Device/ARM/ARMCM0/Include/ARMCM0.h"/>
1936 <!-- startup / system file -->
1937 <file category="sourceC" name="Device/ARM/ARMCM0/Source/GCC/startup_ARMCM0.c" version="1.0.0" attr="config" condition="GCC"/>
1938 <file category="linkerScript" name="Device/ARM/ARMCM0/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1939 <file category="sourceC" name="Device/ARM/ARMCM0/Source/system_ARMCM0.c" version="1.0.0" attr="config"/>
1940 </files>
1941 </component>
1942
1943 <!-- Cortex-M0+ -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1944 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM0+ CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1945 <description>System and Startup for Generic ARM Cortex-M0+ device</description>
1946 <files>
1947 <!-- include folder / device header file -->
1948 <file category="header" name="Device/ARM/ARMCM0plus/Include/ARMCM0plus.h"/>
1949 <!-- startup / system file -->
1950 <file category="sourceAsm" name="Device/ARM/ARMCM0plus/Source/ARM/startup_ARMCM0plus.s" version="1.0.0" attr="config" condition="ARMCC"/>
1951 <file category="sourceAsm" name="Device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.S" version="1.0.0" attr="config" condition="GCC"/>
1952 <file category="linkerScript" name="Device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1953 <file category="sourceAsm" name="Device/ARM/ARMCM0plus/Source/IAR/startup_ARMCM0plus.s" version="1.0.0" attr="config" condition="IAR"/>
1954 <file category="sourceC" name="Device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c" version="1.0.0" attr="config"/>
1955 </files>
1956 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1957 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM0+ CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1958 <description>System and Startup for Generic ARM Cortex-M0+ device</description>
1959 <files>
1960 <!-- include folder / device header file -->
1961 <file category="header" name="Device/ARM/ARMCM0plus/Include/ARMCM0plus.h"/>
1962 <!-- startup / system file -->
1963 <file category="sourceC" name="Device/ARM/ARMCM0plus/Source/GCC/startup_ARMCM0plus.c" version="1.0.0" attr="config" condition="GCC"/>
1964 <file category="linkerScript" name="Device/ARM/ARMCM0plus/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1965 <file category="sourceC" name="Device/ARM/ARMCM0plus/Source/system_ARMCM0plus.c" version="1.0.0" attr="config"/>
1966 </files>
1967 </component>
1968
1969 <!-- Cortex-M3 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1970 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM3 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1971 <description>System and Startup for Generic ARM Cortex-M3 device</description>
1972 <files>
1973 <!-- include folder / device header file -->
1974 <file category="header" name="Device/ARM/ARMCM3/Include/ARMCM3.h"/>
1975 <!-- startup / system file -->
1976 <file category="sourceAsm" name="Device/ARM/ARMCM3/Source/ARM/startup_ARMCM3.s" version="1.0.0" attr="config" condition="ARMCC"/>
1977 <file category="sourceAsm" name="Device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.S" version="1.0.0" attr="config" condition="GCC"/>
1978 <file category="linkerScript" name="Device/ARM/ARMCM3/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1979 <file category="sourceAsm" name="Device/ARM/ARMCM3/Source/IAR/startup_ARMCM3.s" version="1.0.0" attr="config" condition="IAR"/>
1980 <file category="sourceC" name="Device/ARM/ARMCM3/Source/system_ARMCM3.c" version="1.0.0" attr="config"/>
1981 </files>
1982 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]1983 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM3 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1984 <description>System and Startup for Generic ARM Cortex-M3 device</description>
1985 <files>
1986 <!-- include folder / device header file -->
1987 <file category="header" name="Device/ARM/ARMCM3/Include/ARMCM3.h"/>
1988 <!-- startup / system file -->
1989 <file category="sourceC" name="Device/ARM/ARMCM3/Source/GCC/startup_ARMCM3.c" version="1.0.0" attr="config" condition="GCC"/>
1990 <file category="linkerScript" name="Device/ARM/ARMCM3/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
1991 <file category="sourceC" name="Device/ARM/ARMCM3/Source/system_ARMCM3.c" version="1.0.0" attr="config"/>
1992 </files>
1993 </component>
1994
1995 <!-- Cortex-M4 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]1996 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM4 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]1997 <description>System and Startup for Generic ARM Cortex-M4 device</description>
1998 <files>
1999 <!-- include folder / device header file -->
2000 <file category="include" name="Device/ARM/ARMCM4/Include/"/>
2001 <!-- startup / system file -->
2002 <file category="sourceAsm" name="Device/ARM/ARMCM4/Source/ARM/startup_ARMCM4.s" version="1.0.0" attr="config" condition="ARMCC"/>
2003 <file category="sourceAsm" name="Device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.S" version="1.0.0" attr="config" condition="GCC"/>
2004 <file category="linkerScript" name="Device/ARM/ARMCM4/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2005 <file category="sourceAsm" name="Device/ARM/ARMCM4/Source/IAR/startup_ARMCM4.s" version="1.0.0" attr="config" condition="IAR"/>
2006 <file category="sourceC" name="Device/ARM/ARMCM4/Source/system_ARMCM4.c" version="1.0.0" attr="config"/>
2007 </files>
2008 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2009 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM4 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2010 <description>System and Startup for Generic ARM Cortex-M4 device</description>
2011 <files>
2012 <!-- include folder / device header file -->
2013 <file category="include" name="Device/ARM/ARMCM4/Include/"/>
2014 <!-- startup / system file -->
2015 <file category="sourceC" name="Device/ARM/ARMCM4/Source/GCC/startup_ARMCM4.c" version="1.0.0" attr="config" condition="GCC"/>
2016 <file category="linkerScript" name="Device/ARM/ARMCM4/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2017 <file category="sourceC" name="Device/ARM/ARMCM4/Source/system_ARMCM4.c" version="1.0.0" attr="config"/>
2018 </files>
2019 </component>
2020
2021 <!-- Cortex-M7 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2022 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCM7 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2023 <description>System and Startup for Generic ARM Cortex-M7 device</description>
2024 <files>
2025 <!-- include folder / device header file -->
2026 <file category="include" name="Device/ARM/ARMCM7/Include/"/>
2027 <!-- startup / system file -->
2028 <file category="sourceAsm" name="Device/ARM/ARMCM7/Source/ARM/startup_ARMCM7.s" version="1.0.0" attr="config" condition="ARMCC"/>
2029 <file category="sourceAsm" name="Device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.S" version="1.0.0" attr="config" condition="GCC"/>
2030 <file category="linkerScript" name="Device/ARM/ARMCM7/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2031 <file category="sourceAsm" name="Device/ARM/ARMCM7/Source/IAR/startup_ARMCM7.s" version="1.0.0" attr="config" condition="IAR"/>
2032 <file category="sourceC" name="Device/ARM/ARMCM7/Source/system_ARMCM7.c" version="1.0.0" attr="config"/>
2033 </files>
2034 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2035 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMCM7 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2036 <description>System and Startup for Generic ARM Cortex-M7 device</description>
2037 <files>
2038 <!-- include folder / device header file -->
2039 <file category="include" name="Device/ARM/ARMCM7/Include/"/>
2040 <!-- startup / system file -->
2041 <file category="sourceC" name="Device/ARM/ARMCM7/Source/GCC/startup_ARMCM7.c" version="1.0.0" attr="config" condition="GCC"/>
2042 <file category="linkerScript" name="Device/ARM/ARMCM7/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2043 <file category="sourceC" name="Device/ARM/ARMCM7/Source/system_ARMCM7.c" version="1.0.0" attr="config"/>
2044 </files>
2045 </component>
2046
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2047 <!-- Cortex-M23 -->
2048 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMCM23 CMSIS">
2049 <description>System and Startup for Generic ARM Cortex-M23 device</description>
2050 <files>
2051 <!-- include folder / device header file -->
2052 <file category="include" name="Device/ARM/ARMCM23/Include/"/>
2053 <!-- startup / system file -->
2054 <file category="sourceAsm" name="Device/ARM/ARMCM23/Source/ARM/startup_ARMCM23.s" version="1.0.0" attr="config" condition="ARMCC"/>
2055 <file category="sourceAsm" name="Device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.S" version="1.0.0" attr="config" condition="GCC"/>
2056 <file category="linkerScript" name="Device/ARM/ARMCM23/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2057 <file category="sourceC" name="Device/ARM/ARMCM23/Source/system_ARMCM23.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
2058 <!-- SAU configuration -->
2059 <file category="header" name="Device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h" version="1.0.0" attr="config" condition="ARMv8-M TZ Device"/>
2060 </files>
2061 </component>
2062 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.0" condition="ARMCM23 CMSIS GCC">
2063 <description>System and Startup for Generic ARM Cortex-M23 device</description>
2064 <files>
2065 <!-- include folder / device header file -->
2066 <file category="include" name="Device/ARM/ARMCM23/Include/"/>
2067 <!-- startup / system file -->
2068 <file category="sourceC" name="Device/ARM/ARMCM23/Source/GCC/startup_ARMCM23.c" version="1.0.0" attr="config" condition="GCC"/>
2069 <file category="linkerScript" name="Device/ARM/ARMCM23/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2070 <file category="sourceC" name="Device/ARM/ARMCM23/Source/system_ARMCM23.c" version="1.0.0" attr="config"/>
2071 <!-- SAU configuration -->
2072 <file category="header" name="Device/ARM/ARMCM23/Include/Template/partition_ARMCM23.h" version="1.0.0" attr="config" condition="ARMv8-M TZ Device"/>
2073 </files>
2074 </component>
2075
2076 <!-- Cortex-M33 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2077 <component Cclass="Device" Cgroup="Startup" Cversion="1.1.0" condition="ARMCM33 CMSIS">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2078 <description>System and Startup for Generic ARM Cortex-M33 device</description>
2079 <files>
2080 <!-- include folder / device header file -->
2081 <file category="include" name="Device/ARM/ARMCM33/Include/"/>
2082 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2083 <file category="sourceAsm" name="Device/ARM/ARMCM33/Source/ARM/startup_ARMCM33.s" version="1.0.0" attr="config" condition="ARMCC"/>
2084 <file category="sourceAsm" name="Device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.S" version="1.0.0" attr="config" condition="GCC"/>
2085 <file category="linkerScript" name="Device/ARM/ARMCM33/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2086 <file category="sourceC" name="Device/ARM/ARMCM33/Source/system_ARMCM33.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2087 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2088 <file category="header" name="Device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2089 </files>
2090 </component>
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2091 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.1.0" condition="ARMCM33 CMSIS GCC">
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2092 <description>System and Startup for Generic ARM Cortex-M33 device</description>
2093 <files>
2094 <!-- include folder / device header file -->
2095 <file category="include" name="Device/ARM/ARMCM33/Include/"/>
2096 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2097 <file category="sourceC" name="Device/ARM/ARMCM33/Source/GCC/startup_ARMCM33.c" version="1.0.0" attr="config" condition="GCC"/>
2098 <file category="linkerScript" name="Device/ARM/ARMCM33/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2099 <file category="sourceC" name="Device/ARM/ARMCM33/Source/system_ARMCM33.c" version="1.0.0" attr="config"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2100 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2101 <file category="header" name="Device/ARM/ARMCM33/Include/Template/partition_ARMCM33.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2102 </files>
2103 </component>
2104
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2105 <!-- Cortex-SC000 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2106 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMSC000 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2107 <description>System and Startup for Generic ARM SC000 device</description>
2108 <files>
2109 <!-- include folder / device header file -->
2110 <file category="header" name="Device/ARM/ARMSC000/Include/ARMSC000.h"/>
2111 <!-- startup / system file -->
2112 <file category="sourceAsm" name="Device/ARM/ARMSC000/Source/ARM/startup_ARMSC000.s" version="1.0.0" attr="config" condition="ARMCC"/>
2113 <file category="sourceAsm" name="Device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.S" version="1.0.0" attr="config" condition="GCC"/>
2114 <file category="linkerScript" name="Device/ARM/ARMSC000/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2115 <file category="sourceAsm" name="Device/ARM/ARMSC000/Source/IAR/startup_ARMSC000.s" version="1.0.0" attr="config" condition="IAR"/>
2116 <file category="sourceC" name="Device/ARM/ARMSC000/Source/system_ARMSC000.c" version="1.0.0" attr="config"/>
2117 </files>
2118 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2119 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMSC000 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2120 <description>System and Startup for Generic ARM SC000 device</description>
2121 <files>
2122 <!-- include folder / device header file -->
2123 <file category="header" name="Device/ARM/ARMSC000/Include/ARMSC000.h"/>
2124 <!-- startup / system file -->
2125 <file category="sourceC" name="Device/ARM/ARMSC000/Source/GCC/startup_ARMSC000.c" version="1.0.0" attr="config" condition="GCC"/>
2126 <file category="linkerScript" name="Device/ARM/ARMSC000/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2127 <file category="sourceC" name="Device/ARM/ARMSC000/Source/system_ARMSC000.c" version="1.0.0" attr="config"/>
2128 </files>
2129 </component>
2130
2131 <!-- Cortex-SC300 -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2132 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMSC300 CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2133 <description>System and Startup for Generic ARM SC300 device</description>
2134 <files>
2135 <!-- include folder / device header file -->
2136 <file category="header" name="Device/ARM/ARMSC300/Include/ARMSC300.h"/>
2137 <!-- startup / system file -->
2138 <file category="sourceAsm" name="Device/ARM/ARMSC300/Source/ARM/startup_ARMSC300.s" version="1.0.0" attr="config" condition="ARMCC"/>
2139 <file category="sourceAsm" name="Device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.S" version="1.0.0" attr="config" condition="GCC"/>
2140 <file category="linkerScript" name="Device/ARM/ARMSC300/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2141 <file category="sourceAsm" name="Device/ARM/ARMSC300/Source/IAR/startup_ARMSC300.s" version="1.0.0" attr="config" condition="IAR"/>
2142 <file category="sourceC" name="Device/ARM/ARMSC300/Source/system_ARMSC300.c" version="1.0.0" attr="config"/>
2143 </files>
2144 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2145 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.1" condition="ARMSC300 CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2146 <description>System and Startup for Generic ARM SC300 device</description>
2147 <files>
2148 <!-- include folder / device header file -->
2149 <file category="header" name="Device/ARM/ARMSC300/Include/ARMSC300.h"/>
2150 <!-- startup / system file -->
2151 <file category="sourceC" name="Device/ARM/ARMSC300/Source/GCC/startup_ARMSC300.c" version="1.0.0" attr="config" condition="GCC"/>
2152 <file category="linkerScript" name="Device/ARM/ARMSC300/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2153 <file category="sourceC" name="Device/ARM/ARMSC300/Source/system_ARMSC300.c" version="1.0.0" attr="config"/>
2154 </files>
2155 </component>
2156
2157 <!-- ARMv8MBL -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2158 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMv8MBL CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2159 <description>System and Startup for Generic ARM ARMv8MBL device</description>
2160 <files>
2161 <!-- include folder / device header file -->
2162 <file category="include" name="Device/ARM/ARMv8MBL/Include/"/>
2163 <!-- startup / system file -->
2164 <file category="sourceAsm" name="Device/ARM/ARMv8MBL/Source/ARM/startup_ARMv8MBL.s" version="1.0.0" attr="config" condition="ARMCC"/>
2165 <file category="sourceAsm" name="Device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.S" version="1.0.0" attr="config" condition="GCC"/>
2166 <file category="linkerScript" name="Device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2167 <file category="sourceC" name="Device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
2168 <!-- SAU configuration -->
2169 <file category="header" name="Device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h" version="1.0.0" attr="config"/>
2170 </files>
2171 </component>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2172 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.0.0" condition="ARMv8MBL CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2173 <description>System and Startup for Generic ARM ARMv8MBL device</description>
2174 <files>
2175 <!-- include folder / device header file -->
2176 <file category="include" name="Device/ARM/ARMv8MBL/Include/"/>
2177 <!-- startup / system file -->
2178 <file category="sourceC" name="Device/ARM/ARMv8MBL/Source/GCC/startup_ARMv8MBL.c" version="1.0.0" attr="config" condition="GCC"/>
2179 <file category="linkerScript" name="Device/ARM/ARMv8MBL/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2180 <file category="sourceC" name="Device/ARM/ARMv8MBL/Source/system_ARMv8MBL.c" version="1.0.0" attr="config"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2181 <!-- SAU configuration -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2182 <file category="header" name="Device/ARM/ARMv8MBL/Include/Template/partition_ARMv8MBL.h" version="1.0.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2183 </files>
2184 </component>
2185
2186 <!-- ARMv8MML -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2187 <component Cclass="Device" Cgroup="Startup" Cversion="1.1.0" condition="ARMv8MML CMSIS">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2188 <description>System and Startup for Generic ARM ARMv8MML device</description>
2189 <files>
2190 <!-- include folder / device header file -->
2191 <file category="include" name="Device/ARM/ARMv8MML/Include/"/>
2192 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2193 <file category="sourceAsm" name="Device/ARM/ARMv8MML/Source/ARM/startup_ARMv8MML.s" version="1.0.0" attr="config" condition="ARMCC"/>
2194 <file category="sourceAsm" name="Device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.S" version="1.0.0" attr="config" condition="GCC"/>
2195 <file category="linkerScript" name="Device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2196 <file category="sourceC" name="Device/ARM/ARMv8MML/Source/system_ARMv8MML.c" version="1.0.0" attr="config" condition="ARMCC GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2197 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2198 <file category="header" name="Device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2199 </files>
2200 </component>
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2201 <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="1.1.0" condition="ARMv8MML CMSIS GCC">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2202 <description>System and Startup for Generic ARM ARMv8MML device</description>
2203 <files>
2204 <!-- include folder / device header file -->
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2205 <file category="include" name="Device/ARM/ARMv8MML/Include/"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2206 <!-- startup / system file -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2207 <file category="sourceC" name="Device/ARM/ARMv8MML/Source/GCC/startup_ARMv8MML.c" version="1.0.0" attr="config" condition="GCC"/>
2208 <file category="linkerScript" name="Device/ARM/ARMv8MML/Source/GCC/gcc_arm.ld" version="1.0.0" attr="config" condition="GCC"/>
2209 <file category="sourceC" name="Device/ARM/ARMv8MML/Source/system_ARMv8MML.c" version="1.0.0" attr="config"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2210 <!-- SAU configuration -->
Martin Günther21669672016-12-07 10:40:50 +0100[diff] [blame]2211 <file category="header" name="Device/ARM/ARMv8MML/Include/Template/partition_ARMv8MML.h" version="1.1.0" attr="config" condition="ARMv8-M TZ Device"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2212 </files>
2213 </component>
2214
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2215 <!-- Cortex-A5 -->
2216 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMCA5 CMSIS">
2217 <description>System and Startup for Generic ARM Cortex-A5 device</description>
2218 <files>
2219 <!-- include folder / device header file -->
2220 <file category="include" name="Device/ARM/ARMCA5/Include/"/>
2221 <!-- startup / system / mmu files -->
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]2222 <file category="sourceC" name="Device/ARM/ARMCA5/Source/AC5/startup_ARMCA5.c" version="1.0.0" attr="config" condition="ARMCC5"/>
2223 <file category="linkerScript" name="Device/ARM/ARMCA5/Source/AC5/ARMCA5.sct" version="1.0.0" attr="config" condition="ARMCC5"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2224 <file category="sourceC" name="Device/ARM/ARMCA5/Source/AC6/startup_ARMCA5.c" version="1.0.0" attr="config" condition="ARMCC6"/>
2225 <file category="linkerScript" name="Device/ARM/ARMCA5/Source/AC6/ARMCA5.sct" version="1.0.0" attr="config" condition="ARMCC6"/>
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2226 <file category="sourceC" name="Device/ARM/ARMCA5/Source/system_ARMCA5.c" version="1.0.0" attr="config"/>
2227 <file category="sourceC" name="Device/ARM/ARMCA5/Source/mmu_ARMCA5.c" version="1.0.0" attr="config"/>
2228 <file category="header" name="Device/ARM/ARMCA5/Include/system_ARMCA5.h" version="1.0.0" attr="config"/>
2229 <file category="header" name="Device/ARM/ARMCA5/Include/mem_ARMCA5.h" version="1.0.0" attr="config"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2230
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2231 </files>
2232 </component>
2233
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2234 <!-- Cortex-A7 -->
2235 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.0" condition="ARMCA7 CMSIS">
2236 <description>System and Startup for Generic ARM Cortex-A7 device</description>
2237 <files>
2238 <!-- include folder / device header file -->
Daniel Brondaniaabf1ab2017-03-17 10:02:30 +0100[diff] [blame]2239 <file category="include" name="Device/ARM/ARMCA7/Include/"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2240 <!-- startup / system / mmu files -->
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]2241 <file category="sourceC" name="Device/ARM/ARMCA7/Source/AC5/startup_ARMCA7.c" version="1.0.0" attr="config" condition="ARMCC5"/>
2242 <file category="linkerScript" name="Device/ARM/ARMCA7/Source/AC5/ARMCA7.sct" version="1.0.0" attr="config" condition="ARMCC5"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2243 <file category="sourceC" name="Device/ARM/ARMCA7/Source/AC6/startup_ARMCA7.c" version="1.0.0" attr="config" condition="ARMCC6"/>
2244 <file category="linkerScript" name="Device/ARM/ARMCA7/Source/AC6/ARMCA7.sct" version="1.0.0" attr="config" condition="ARMCC6"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2245 <file category="sourceC" name="Device/ARM/ARMCA7/Source/system_ARMCA7.c" version="1.0.0" attr="config"/>
2246 <file category="sourceC" name="Device/ARM/ARMCA7/Source/mmu_ARMCA7.c" version="1.0.0" attr="config"/>
Daniel Brondani44b26e02017-03-01 10:56:18 +0100[diff] [blame]2247 <file category="header" name="Device/ARM/ARMCA7/Include/system_ARMCA7.h" version="1.0.0" attr="config"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2248 <file category="header" name="Device/ARM/ARMCA7/Include/mem_ARMCA7.h" version="1.0.0" attr="config"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2249 </files>
2250 </component>
2251
2252 <!-- Cortex-A9 -->
Jonatan Antonib27a4122017-08-08 13:30:19 +0200[diff] [blame]2253 <component Cclass="Device" Cgroup="Startup" Cversion="1.0.1" condition="ARMCA9 CMSIS">
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2254 <description>System and Startup for Generic ARM Cortex-A9 device</description>
2255 <files>
2256 <!-- include folder / device header file -->
2257 <file category="include" name="Device/ARM/ARMCA9/Include/"/>
2258 <!-- startup / system / mmu files -->
Jonatan Antonic34d5322017-04-25 09:32:40 +0200[diff] [blame]2259 <file category="sourceC" name="Device/ARM/ARMCA9/Source/AC5/startup_ARMCA9.c" version="1.0.0" attr="config" condition="ARMCC5"/>
2260 <file category="linkerScript" name="Device/ARM/ARMCA9/Source/AC5/ARMCA9.sct" version="1.0.0" attr="config" condition="ARMCC5"/>
Daniel Brondani7bfe5d02017-04-13 15:56:17 +0200[diff] [blame]2261 <file category="sourceC" name="Device/ARM/ARMCA9/Source/AC6/startup_ARMCA9.c" version="1.0.0" attr="config" condition="ARMCC6"/>
2262 <file category="linkerScript" name="Device/ARM/ARMCA9/Source/AC6/ARMCA9.sct" version="1.0.0" attr="config" condition="ARMCC6"/>
Jonatan Antonib27a4122017-08-08 13:30:19 +0200[diff] [blame]2263 <file category="sourceC" name="Device/ARM/ARMCA9/Source/GCC/startup_ARMCA9.c" version="1.0.0" attr="config" condition="GCC"/>
2264 <file category="other" name="Device/ARM/ARMCA9/Source/GCC/ARMCA9.ld" version="1.0.0" attr="config" condition="GCC"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2265 <file category="sourceC" name="Device/ARM/ARMCA9/Source/system_ARMCA9.c" version="1.0.0" attr="config"/>
2266 <file category="sourceC" name="Device/ARM/ARMCA9/Source/mmu_ARMCA9.c" version="1.0.0" attr="config"/>
Daniel Brondani44b26e02017-03-01 10:56:18 +0100[diff] [blame]2267 <file category="header" name="Device/ARM/ARMCA9/Include/system_ARMCA9.h" version="1.0.0" attr="config"/>
2268 <file category="header" name="Device/ARM/ARMCA9/Include/mem_ARMCA9.h" version="1.0.0" attr="config"/>
Daniel Brondani0d4e4992017-02-23 09:26:46 +0100[diff] [blame]2269 </files>
2270 </component>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2271
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]2272 <!-- IRQ Controller -->
2273 <component Cclass="Device" Cgroup="IRQ Controller" Csub="GIC" Capiversion="1.0.0" Cversion="1.0.0" condition="ARMv7-A Device">
2274 <description>IRQ Controller implementation using GIC</description>
2275 <files>
2276 <file category="sourceC" name="CMSIS/Core_A/Source/irq_ctrl_gic.c"/>
2277 </files>
2278 </component>
2279
Vladimir Umekbed07592017-06-14 14:35:26 +0200[diff] [blame]2280 <!-- OS Tick -->
Vladimir Umekc852bdd2017-07-03 09:19:47 +0200[diff] [blame]2281 <component Cclass="Device" Cgroup="OS Tick" Csub="Private Timer" Capiversion="1.0.0" Cversion="1.0.0" condition="OS Tick PTIM">
Vladimir Umekbed07592017-06-14 14:35:26 +0200[diff] [blame]2282 <description>OS Tick implementation using Private Timer</description>
2283 <files>
2284 <file category="sourceC" name="CMSIS/RTOS2/Source/os_tick_ptim.c"/>
2285 </files>
2286 </component>
2287
Daniel Brondani650abfe2017-07-24 15:35:57 +0200[diff] [blame]2288 <component Cclass="Device" Cgroup="OS Tick" Csub="Generic Physical Timer" Capiversion="1.0.0" Cversion="1.0.0" condition="OS Tick GTIM">
2289 <description>OS Tick implementation using Generic Physical Timer</description>
2290 <files>
2291 <file category="sourceC" name="CMSIS/RTOS2/Source/os_tick_gtim.c"/>
2292 </files>
2293 </component>
2294
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2295 <!-- CMSIS-DSP component -->
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2296 <component Cclass="CMSIS" Cgroup="DSP" Cversion="1.5.2" condition="CMSIS DSP">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2297 <description>CMSIS-DSP Library for Cortex-M, SC000, and SC300</description>
2298 <files>
2299 <!-- CPU independent -->
2300 <file category="doc" name="CMSIS/Documentation/DSP/html/index.html"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2301 <file category="header" name="CMSIS/Include/arm_math.h"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2302
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2303 <!-- CPU and Compiler dependent -->
2304 <!-- ARMCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2305 <file category="library" condition="CM0_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM0l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2306 <file category="library" condition="CM0_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM0b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2307 <file category="library" condition="CM3_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM3l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2308 <file category="library" condition="CM3_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM3b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2309 <file category="library" condition="CM4_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2310 <file category="library" condition="CM4_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2311 <file category="library" condition="CM4_FP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4lf_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2312 <file category="library" condition="CM4_FP_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM4bf_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2313 <file category="library" condition="CM7_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7l_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2314 <file category="library" condition="CM7_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7b_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2315 <file category="library" condition="CM7_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7lfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2316 <file category="library" condition="CM7_SP_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7bfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2317 <file category="library" condition="CM7_DP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7lfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2318 <file category="library" condition="CM7_DP_BE_ARMCC" name="CMSIS/Lib/ARM/arm_cortexM7bfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]2319
2320 <file category="library" condition="CM23_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MBLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2321 <file category="library" condition="CM33_NODSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2322 <file category="library" condition="CM33_DSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLld_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2323 <file category="library" condition="CM33_NODSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLlfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2324 <file category="library" condition="CM33_DSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLldfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2325 <file category="library" condition="ARMv8MBL_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MBLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2326 <file category="library" condition="ARMv8MML_NODSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLl_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2327 <file category="library" condition="ARMv8MML_DSP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLld_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2328 <file category="library" condition="ARMv8MML_NODSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLlfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2329 <file category="library" condition="ARMv8MML_DSP_SP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLldfsp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/>
2330 <!--file category="library" condition="ARMv8MML_DP_NOFPU_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLlfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/-->
2331 <!--file category="library" condition="ARMv8MML_DSP_DP_LE_ARMCC" name="CMSIS/Lib/ARM/arm_ARMv8MMLldfdp_math.lib" src="CMSIS/DSP_Lib/Source/ARM"/-->
2332
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2333 <!-- GCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2334 <file category="library" condition="CM0_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM0l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2335 <file category="library" condition="CM3_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM3l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2336 <file category="library" condition="CM4_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM4l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2337 <file category="library" condition="CM4_FP_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM4lf_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2338 <file category="library" condition="CM7_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM7l_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2339 <file category="library" condition="CM7_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM7lfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2340 <file category="library" condition="CM7_DP_LE_GCC" name="CMSIS/Lib/GCC/libarm_cortexM7lfdp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
Martin Güntherceee6862017-02-02 14:14:34 +0100[diff] [blame]2341
2342 <file category="library" condition="CM23_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MBLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2343 <file category="library" condition="CM33_NODSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2344 <file category="library" condition="CM33_DSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLld_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2345 <file category="library" condition="CM33_NODSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLlfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2346 <file category="library" condition="CM33_DSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLldfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2347 <file category="library" condition="ARMv8MBL_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MBLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2348 <file category="library" condition="ARMv8MML_NODSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLl_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2349 <file category="library" condition="ARMv8MML_DSP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLld_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2350 <file category="library" condition="ARMv8MML_NODSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLlfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2351 <file category="library" condition="ARMv8MML_DSP_SP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLldfsp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/>
2352 <!--file category="library" condition="ARMv8MML_DP_NOFPU_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLlfdp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/-->
2353 <!--file category="library" condition="ARMv8MML_DSP_DP_LE_GCC" name="CMSIS/Lib/GCC/libarm_ARMv8MMLldfdp_math.a" src="CMSIS/DSP_Lib/Source/GCC"/-->
2354
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2355 </files>
2356 </component>
2357
2358 <!-- CMSIS-RTOS Keil RTX component -->
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2359 <component Cclass="CMSIS" Cgroup="RTOS" Csub="Keil RTX" Cversion="4.81.1" Capiversion="1.0.0" condition="RTOS RTX">
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2360 <description>CMSIS-RTOS RTX implementation for Cortex-M, SC000, and SC300</description>
2361 <RTE_Components_h>
2362 <!-- the following content goes into file 'RTE_Components.h' -->
2363 #define RTE_CMSIS_RTOS /* CMSIS-RTOS */
2364 #define RTE_CMSIS_RTOS_RTX /* CMSIS-RTOS Keil RTX */
2365 </RTE_Components_h>
2366 <files>
2367 <!-- CPU independent -->
bruneu01f9c01952016-09-13 16:28:46 +0200[diff] [blame]2368 <file category="doc" name="CMSIS/Documentation/RTOS/html/rtxImplementation.html"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2369 <file category="header" name="CMSIS/RTOS/RTX/INC/cmsis_os.h"/>
2370 <file category="source" attr="config" name="CMSIS/RTOS/RTX/Templates/RTX_Conf_CM.c" version="4.70.1"/>
2371
2372 <!-- RTX templates -->
2373 <file category="header" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/osObjects.h" select="CMSIS-RTOS 'main' function"/>
2374 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/main.c" select="CMSIS-RTOS 'main' function"/>
2375 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/MailQueue.c" select="CMSIS-RTOS Mail Queue"/>
2376 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/MemPool.c" select="CMSIS-RTOS Memory Pool"/>
2377 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/MsgQueue.c" select="CMSIS-RTOS Message Queue"/>
2378 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Mutex.c" select="CMSIS-RTOS Mutex"/>
2379 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Semaphore.c" select="CMSIS-RTOS Semaphore"/>
2380 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Thread.c" select="CMSIS-RTOS Thread"/>
2381 <file category="source" attr="template" name="CMSIS/RTOS/RTX/UserCodeTemplates/Timer.c" select="CMSIS-RTOS Timer"/>
2382 <!-- tool-chain specific template file -->
2383 <file category="source" attr="template" condition="ARMCC" name="CMSIS/RTOS/RTX/SRC/ARM/SVC_Table.s" select="CMSIS-RTOS User SVC"/>
2384 <file category="source" attr="template" condition="GCC" name="CMSIS/RTOS/RTX/SRC/GCC/SVC_Table.S" select="CMSIS-RTOS User SVC"/>
2385 <file category="source" attr="template" condition="IAR" name="CMSIS/RTOS/RTX/SRC/IAR/SVC_Table.s" select="CMSIS-RTOS User SVC"/>
2386
2387 <!-- CPU and Compiler dependent -->
2388 <!-- ARMCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2389 <file category="library" condition="CM0_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM0.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2390 <file category="library" condition="CM0_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM0_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2391 <file category="library" condition="CM3_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2392 <file category="library" condition="CM3_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2393 <file category="library" condition="CM4_LE_ARMCC_STD" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2394 <file category="library" condition="CM4_LE_ARMCC_IFX" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_IFX.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2395 <file category="library" condition="CM4_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2396 <file category="library" condition="CM4_FP_LE_ARMCC_STD" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2397 <file category="library" condition="CM4_FP_LE_ARMCC_IFX" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4_IFX.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2398 <file category="library" condition="CM4_FP_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2399 <file category="library" condition="CM7_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2400 <file category="library" condition="CM7_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM3_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2401 <file category="library" condition="CM7_FP_LE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
2402 <file category="library" condition="CM7_FP_BE_ARMCC" name="CMSIS/RTOS/RTX/LIB/ARM/RTX_CM4_B.lib" src="CMSIS/RTOS/RTX/SRC/ARM"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2403 <!-- GCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2404 <file category="library" condition="CM0_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM0.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2405 <file category="library" condition="CM0_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM0_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2406 <file category="library" condition="CM3_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2407 <file category="library" condition="CM3_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2408 <file category="library" condition="CM4_LE_GCC_STD" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2409 <file category="library" condition="CM4_LE_GCC_IFX" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_IFX.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2410 <file category="library" condition="CM4_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2411 <file category="library" condition="CM4_FP_LE_GCC_STD" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2412 <file category="library" condition="CM4_FP_LE_GCC_IFX" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4_IFX.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2413 <file category="library" condition="CM4_FP_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2414 <file category="library" condition="CM7_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2415 <file category="library" condition="CM7_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2416 <file category="library" condition="CM7_FP_LE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
2417 <file category="library" condition="CM7_FP_BE_GCC" name="CMSIS/RTOS/RTX/LIB/GCC/libRTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/GCC"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2418 <!-- IAR -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2419 <file category="library" condition="CM0_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM0.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2420 <file category="library" condition="CM0_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM0_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2421 <file category="library" condition="CM3_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2422 <file category="library" condition="CM3_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2423 <file category="library" condition="CM4_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2424 <file category="library" condition="CM4_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2425 <file category="library" condition="CM4_FP_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2426 <file category="library" condition="CM4_FP_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2427 <file category="library" condition="CM7_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2428 <file category="library" condition="CM7_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM3_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2429 <file category="library" condition="CM7_FP_LE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
2430 <file category="library" condition="CM7_FP_BE_IAR" name="CMSIS/RTOS/RTX/LIB/IAR/RTX_CM4_B.a" src="CMSIS/RTOS/RTX/SRC/IAR"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2431 </files>
2432 </component>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2433
2434 <!-- CMSIS-RTOS Keil RTX5 component -->
Robert Rostohara6351332017-08-18 11:44:41 +0200[diff] [blame]2435 <component Cclass="CMSIS" Cgroup="RTOS" Csub="Keil RTX5" Cversion="5.2.1" Capiversion="1.0.0" condition="RTOS RTX5">
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]2436 <description>CMSIS-RTOS RTX5 implementation for Cortex-M, SC000, and SC300</description>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2437 <RTE_Components_h>
2438 <!-- the following content goes into file 'RTE_Components.h' -->
2439 #define RTE_CMSIS_RTOS /* CMSIS-RTOS */
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]2440 #define RTE_CMSIS_RTOS_RTX5 /* CMSIS-RTOS Keil RTX5 */
2441 </RTE_Components_h>
2442 <files>
2443 <!-- RTX header file -->
2444 <file category="header" name="CMSIS/RTOS2/RTX/Include1/cmsis_os.h"/>
2445 <!-- RTX compatibility module for API V1 -->
2446 <file category="source" name="CMSIS/RTOS2/RTX/Library/cmsis_os1.c"/>
2447 </files>
2448 </component>
2449
2450 <!-- CMSIS-RTOS2 Keil RTX5 component -->
Robert Rostohara6351332017-08-18 11:44:41 +0200[diff] [blame]2451 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Library" Cversion="5.2.1" Capiversion="2.1.1" condition="RTOS2 RTX5 Lib">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2452 <description>CMSIS-RTOS2 RTX5 for Cortex-M, SC000, C300 and ARMv8-M (Library)</description>
Robert Rostohar1e9866f2016-07-06 22:19:58 +0200[diff] [blame]2453 <RTE_Components_h>
2454 <!-- the following content goes into file 'RTE_Components.h' -->
2455 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2456 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2457 </RTE_Components_h>
2458 <files>
2459 <!-- RTX documentation -->
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2460 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2461
2462 <!-- RTX header files -->
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2463 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2464
2465 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2466 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2467 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2468
2469 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2470 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2471 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2472 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2473 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2474 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2475 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2476 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2477 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2478 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Matthias Hertelb73eaf32016-07-22 15:18:56 +0200[diff] [blame]2479 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2480
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2481 <!-- RTX library configuration -->
2482 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
2483
Robert Rostohar4868c882016-07-01 23:10:03 +0200[diff] [blame]2484 <!-- RTX libraries (CPU and Compiler dependent) -->
2485 <!-- ARMCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2486 <file category="library" condition="CM0_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM0.lib" src="CMSIS/RTOS2/RTX/Source"/>
2487 <file category="library" condition="CM3_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM3.lib" src="CMSIS/RTOS2/RTX/Source"/>
2488 <file category="library" condition="CM4_LE_ARMCC_STD" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM3.lib" src="CMSIS/RTOS2/RTX/Source"/>
2489 <file category="library" condition="CM4_FP_LE_ARMCC_STD" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM4F.lib" src="CMSIS/RTOS2/RTX/Source"/>
2490 <file category="library" condition="CM7_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM3.lib" src="CMSIS/RTOS2/RTX/Source"/>
2491 <file category="library" condition="CM7_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_CM4F.lib" src="CMSIS/RTOS2/RTX/Source"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2492 <file category="library" condition="CM23_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MB.lib" src="CMSIS/RTOS2/RTX/Source"/>
2493 <file category="library" condition="CM33_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MM.lib" src="CMSIS/RTOS2/RTX/Source"/>
2494 <file category="library" condition="CM33_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMF.lib" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2495 <file category="library" condition="ARMv8MBL_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MB.lib" src="CMSIS/RTOS2/RTX/Source"/>
2496 <file category="library" condition="ARMv8MML_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MM.lib" src="CMSIS/RTOS2/RTX/Source"/>
2497 <file category="library" condition="ARMv8MML_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMF.lib" src="CMSIS/RTOS2/RTX/Source"/>
2498 <!-- GCC -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2499 <file category="library" condition="CM0_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM0.a" src="CMSIS/RTOS2/RTX/Source"/>
2500 <file category="library" condition="CM3_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2501 <file category="library" condition="CM4_LE_GCC_STD" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2502 <file category="library" condition="CM4_FP_LE_GCC_STD" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
2503 <file category="library" condition="CM7_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2504 <file category="library" condition="CM7_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2505 <file category="library" condition="CM23_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MB.a" src="CMSIS/RTOS2/RTX/Source"/>
2506 <file category="library" condition="CM33_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MM.a" src="CMSIS/RTOS2/RTX/Source"/>
2507 <file category="library" condition="CM33_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMF.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2508 <file category="library" condition="ARMv8MBL_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MB.a" src="CMSIS/RTOS2/RTX/Source"/>
2509 <file category="library" condition="ARMv8MML_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MM.a" src="CMSIS/RTOS2/RTX/Source"/>
2510 <file category="library" condition="ARMv8MML_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMF.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]2511 <!-- IAR -->
2512 <file category="library" condition="CM0_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM0.a" src="CMSIS/RTOS2/RTX/Source"/>
2513 <file category="library" condition="CM3_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2514 <file category="library" condition="CM4_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2515 <file category="library" condition="CM4_FP_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
2516 <file category="library" condition="CM7_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM3.a" src="CMSIS/RTOS2/RTX/Source"/>
2517 <file category="library" condition="CM7_FP_LE_IAR" name="CMSIS/RTOS2/RTX/Library/IAR/RTX_CM4F.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2518 </files>
2519 </component>
Robert Rostohara6351332017-08-18 11:44:41 +0200[diff] [blame]2520 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Library_NS" Cversion="5.2.1" Capiversion="2.1.1" condition="RTOS2 RTX5 NS">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2521 <description>CMSIS-RTOS2 RTX5 for ARMv8-M Non-Secure Domain (Library)</description>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2522 <RTE_Components_h>
2523 <!-- the following content goes into file 'RTE_Components.h' -->
2524 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2525 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2526 #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 ARMv8-M Non-secure domain */
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2527 </RTE_Components_h>
2528 <files>
2529 <!-- RTX documentation -->
2530 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2531
2532 <!-- RTX header files -->
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2533 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2534
2535 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2536 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2537 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2538
2539 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2540 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2541 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2542 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2543 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2544 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2545 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2546 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2547 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2548 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2549 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2550
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2551 <!-- RTX library configuration -->
2552 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
2553
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2554 <!-- RTX libraries (CPU and Compiler dependent) -->
2555 <!-- ARMCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2556 <file category="library" condition="CM23_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MBN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2557 <file category="library" condition="CM33_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2558 <file category="library" condition="CM33_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMFN.lib" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2559 <file category="library" condition="ARMv8MBL_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MBN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2560 <file category="library" condition="ARMv8MML_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2561 <file category="library" condition="ARMv8MML_FP_LE_ARMCC" name="CMSIS/RTOS2/RTX/Library/ARM/RTX_V8MMFN.lib" src="CMSIS/RTOS2/RTX/Source"/>
2562 <!-- GCC -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2563 <file category="library" condition="CM23_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MBN.a" src="CMSIS/RTOS2/RTX/Source"/>
2564 <file category="library" condition="CM33_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMN.a" src="CMSIS/RTOS2/RTX/Source"/>
2565 <file category="library" condition="CM33_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMFN.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostohar2a0fd6d2016-09-28 13:53:18 +0200[diff] [blame]2566 <file category="library" condition="ARMv8MBL_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MBN.a" src="CMSIS/RTOS2/RTX/Source"/>
2567 <file category="library" condition="ARMv8MML_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMN.a" src="CMSIS/RTOS2/RTX/Source"/>
2568 <file category="library" condition="ARMv8MML_FP_LE_GCC" name="CMSIS/RTOS2/RTX/Library/GCC/libRTX_V8MMFN.a" src="CMSIS/RTOS2/RTX/Source"/>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2569 </files>
2570 </component>
Robert Rostohara6351332017-08-18 11:44:41 +0200[diff] [blame]2571 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source" Cversion="5.2.1" Capiversion="2.1.1" condition="RTOS2 RTX5">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2572 <description>CMSIS-RTOS2 RTX5 for Cortex-M, SC000, C300 and ARMv8-M (Source)</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2573 <RTE_Components_h>
2574 <!-- the following content goes into file 'RTE_Components.h' -->
2575 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2576 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2577 #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2578 </RTE_Components_h>
2579 <files>
2580 <!-- RTX documentation -->
2581 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2582
2583 <!-- RTX header files -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2584 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2585
2586 <!-- RTX configuration -->
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2587 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2588 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2589
2590 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2591 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2592 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2593 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2594 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2595 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2596 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2597 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2598 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2599 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2600 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2601
2602 <!-- RTX sources (core) -->
2603 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_kernel.c"/>
2604 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_thread.c"/>
2605 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_delay.c"/>
2606 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_timer.c"/>
2607 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evflags.c"/>
2608 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mutex.c"/>
2609 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_semaphore.c"/>
2610 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_memory.c"/>
2611 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mempool.c"/>
2612 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c"/>
2613 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_system.c"/>
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2614 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evr.c"/>
2615 <!-- RTX sources (library configuration) -->
2616 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2617 <!-- RTX sources (handlers ARMCC) -->
2618 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.s" condition="CM0_ARMCC"/>
2619 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s" condition="CM3_ARMCC"/>
2620 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s" condition="CM4_ARMCC"/>
2621 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.s" condition="CM4_FP_ARMCC"/>
2622 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s" condition="CM7_ARMCC"/>
2623 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.s" condition="CM7_FP_ARMCC"/>
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2624 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.s" condition="CM23_ARMCC"/>
2625 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="CM33_ARMCC"/>
2626 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="CM33_FP_ARMCC"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2627 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.s" condition="ARMv8MBL_ARMCC"/>
2628 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="ARMv8MML_ARMCC"/>
2629 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s" condition="ARMv8MML_FP_ARMCC"/>
2630 <!-- RTX sources (handlers GCC) -->
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]2631 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm0.S" condition="CM0_GCC"/>
2632 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S" condition="CM3_GCC"/>
2633 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S" condition="CM4_GCC"/>
2634 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm4f.S" condition="CM4_FP_GCC"/>
2635 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S" condition="CM7_GCC"/>
2636 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_cm4f.S" condition="CM7_FP_GCC"/>
2637 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl.S" condition="CM23_GCC"/>
2638 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml.S" condition="CM33_GCC"/>
2639 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp.S" condition="CM33_FP_GCC"/>
2640 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl.S" condition="ARMv8MBL_GCC"/>
2641 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml.S" condition="ARMv8MML_GCC"/>
2642 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp.S" condition="ARMv8MML_FP_GCC"/>
Robert Rostohar0695d882016-12-20 12:26:34 +0100[diff] [blame]2643 <!-- RTX sources (handlers IAR) -->
2644 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.s" condition="CM0_IAR"/>
2645 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s" condition="CM3_IAR"/>
2646 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s" condition="CM4_IAR"/>
2647 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.s" condition="CM4_FP_IAR"/>
2648 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s" condition="CM7_IAR"/>
2649 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.s" condition="CM7_FP_IAR"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2650 <!-- OS Tick (SysTick) -->
2651 <file category="source" name="CMSIS/RTOS2/Source/os_systick.c"/>
2652 </files>
2653 </component>
Robert Rostohara6351332017-08-18 11:44:41 +0200[diff] [blame]2654 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source" Cversion="5.2.1" Capiversion="2.1.1" condition="RTOS2 RTX5 v7-A">
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2655 <description>CMSIS-RTOS2 RTX5 for ARMv7-A (Source)</description>
2656 <RTE_Components_h>
2657 <!-- the following content goes into file 'RTE_Components.h' -->
2658 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2659 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
2660 #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
2661 </RTE_Components_h>
2662 <files>
2663 <!-- RTX documentation -->
2664 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2665
2666 <!-- RTX header files -->
2667 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2668
2669 <!-- RTX configuration -->
2670 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2671 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
2672
2673 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/handlers.c" version="5.1.0"/>
2674
2675 <!-- RTX templates -->
2676 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2677 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2678 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2679 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2680 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2681 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2682 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2683 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2684 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2685 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2686
2687 <!-- RTX sources (core) -->
2688 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_kernel.c"/>
2689 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_thread.c"/>
2690 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_delay.c"/>
2691 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_timer.c"/>
2692 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evflags.c"/>
2693 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mutex.c"/>
2694 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_semaphore.c"/>
2695 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_memory.c"/>
2696 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mempool.c"/>
2697 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c"/>
2698 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_system.c"/>
2699 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evr.c"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2700 <!-- RTX sources (library configuration) -->
2701 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
2702 <!-- RTX sources (handlers ARMCC) -->
2703 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_ca.s" condition="CA_ARMCC5"/>
2704 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_ca.S" condition="CA_ARMCC6"/>
2705 <!-- RTX sources (handlers GCC) -->
2706 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_ca.S" condition="CA_GCC"/>
2707 <!-- RTX sources (handlers IAR) -->
2708 <file category="source" name="CMSIS/RTOS2/RTX/Source/IAR/irq_ca.s" condition="CA_IAR"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2709 </files>
2710 </component>
Robert Rostohara6351332017-08-18 11:44:41 +0200[diff] [blame]2711 <component Cclass="CMSIS" Cgroup="RTOS2" Csub="Keil RTX5" Cvariant="Source_NS" Cversion="5.2.1" Capiversion="2.1.1" condition="RTOS2 RTX5 NS">
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2712 <description>CMSIS-RTOS2 RTX5 for ARMv8-M Non-Secure Domain (Source)</description>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2713 <RTE_Components_h>
2714 <!-- the following content goes into file 'RTE_Components.h' -->
2715 #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */
2716 #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */
Robert Rostoharecaa0d62016-10-28 09:05:16 +0200[diff] [blame]2717 #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2718 #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 ARMv8-M Non-secure domain */
2719 </RTE_Components_h>
2720 <files>
2721 <!-- RTX documentation -->
2722 <file category="doc" name="CMSIS/Documentation/RTOS2/html/rtx5_impl.html"/>
2723
2724 <!-- RTX header files -->
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2725 <file category="header" name="CMSIS/RTOS2/RTX/Include/rtx_os.h"/>
2726
2727 <!-- RTX configuration -->
Robert Rostoharffe28d02017-01-11 07:09:19 +0100[diff] [blame]2728 <file category="header" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.h" version="5.1.0"/>
2729 <file category="source" attr="config" name="CMSIS/RTOS2/RTX/Config/RTX_Config.c" version="5.1.0"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2730
2731 <!-- RTX templates -->
ReinhardKeilb124e912016-11-09 11:09:21 +0100[diff] [blame]2732 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/main.c" version="2.0.0" select="CMSIS-RTOS2 'main' function"/>
2733 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Events.c" version="2.0.0" select="CMSIS-RTOS2 Events"/>
2734 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MemPool.c" version="2.0.0" select="CMSIS-RTOS2 Memory Pool"/>
2735 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/MsgQueue.c" version="2.0.0" select="CMSIS-RTOS2 Message Queue"/>
2736 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Mutex.c" version="2.0.0" select="CMSIS-RTOS2 Mutex"/>
2737 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Semaphore.c" version="2.0.0" select="CMSIS-RTOS2 Semaphore"/>
2738 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Thread.c" version="2.0.0" select="CMSIS-RTOS2 Thread"/>
Jonatan Antoni102fe7f2017-08-03 11:33:08 +0200[diff] [blame]2739 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/Timer.c" version="2.0.1" select="CMSIS-RTOS2 Timer"/>
2740 <file category="source" attr="template" name="CMSIS/RTOS2/RTX/Template/svc_user.c" version="1.0.0" select="CMSIS-RTOS2 SVC User Table"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2741 <file category="other" name="CMSIS/RTOS2/RTX/RTX5.scvd"/>
2742
2743 <!-- RTX sources (core) -->
2744 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_kernel.c"/>
2745 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_thread.c"/>
2746 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_delay.c"/>
2747 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_timer.c"/>
2748 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evflags.c"/>
2749 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mutex.c"/>
2750 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_semaphore.c"/>
2751 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_memory.c"/>
2752 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_mempool.c"/>
2753 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c"/>
2754 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_system.c"/>
Robert Rostohar0e8657f2016-11-25 21:54:15 +0100[diff] [blame]2755 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_evr.c"/>
2756 <!-- RTX sources (library configuration) -->
2757 <file category="source" name="CMSIS/RTOS2/RTX/Source/rtx_lib.c"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2758 <!-- RTX sources (ARMCC handlers) -->
Martin Günther4a4e39c2016-11-03 11:47:02 +0100[diff] [blame]2759 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl_ns.s" condition="CM23_ARMCC"/>
2760 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="CM33_ARMCC"/>
2761 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="CM33_FP_ARMCC"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2762 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl_ns.s" condition="ARMv8MBL_ARMCC"/>
2763 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="ARMv8MML_ARMCC"/>
2764 <file category="source" name="CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml_ns.s" condition="ARMv8MML_FP_ARMCC"/>
2765 <!-- RTX sources (GCC handlers) -->
Robert Rostohar9f7ce662016-11-10 09:20:14 +0100[diff] [blame]2766 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl_ns.S" condition="CM23_GCC"/>
2767 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_ns.S" condition="CM33_GCC"/>
2768 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp_ns.S" condition="CM33_FP_GCC"/>
2769 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl_ns.S" condition="ARMv8MBL_GCC"/>
2770 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_ns.S" condition="ARMv8MML_GCC"/>
2771 <file category="source" name="CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml_fp_ns.S" condition="ARMv8MML_FP_GCC"/>
Robert Rostohardcfd4322017-06-09 13:11:57 +0200[diff] [blame]2772 <!-- OS Tick (SysTick) -->
2773 <file category="source" name="CMSIS/RTOS2/Source/os_systick.c"/>
Robert Rostohar014b5542016-10-26 11:12:01 +0200[diff] [blame]2774 </files>
2775 </component>
Robert Rostoharef8c22c2016-09-23 16:12:18 +0200[diff] [blame]2776
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2777 </components>
2778
2779 <boards>
2780 <board name="uVision Simulator" vendor="Keil">
2781 <description>uVision Simulator</description>
2782 <mountedDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM0"/>
2783 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM0P"/>
2784 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM3"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2785 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM4"/>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2786 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM4_FP"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2787 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM7"/>
Martin Günther4ed87812016-10-27 15:29:12 +0200[diff] [blame]2788 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM7_SP"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2789 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM7_DP"/>
2790 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MBL"/>
2791 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MML"/>
2792 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MML_SP"/>
2793 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMv8MML_DP"/>
2794 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM23"/>
Joachim Krech4a03e6d2017-02-06 13:17:39 +0100[diff] [blame]2795 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM23_TZ"/>
Joachim Krech465bd432016-11-21 09:15:30 +0100[diff] [blame]2796 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33"/>
2797 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33_TZ"/>
2798 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33_DSP_FP"/>
2799 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCM33_DSP_FP_TZ"/>
Daniel Brondanifaaa48f2017-07-31 14:00:54 +0200[diff] [blame]2800 </board>
2801
2802 <board name="Fixed Virtual Platform" vendor="ARM">
Daniel Brondani040d63b2017-08-01 16:49:57 +0200[diff] [blame]2803 <description>Fixed Virtual Platform</description>
Daniel Brondanifaaa48f2017-07-31 14:00:54 +0200[diff] [blame]2804 <mountedDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCA5"/>
2805 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCA7"/>
2806 <compatibleDevice deviceIndex="0" Dvendor="ARM:82" Dname="ARMCA9"/>
2807 </board>
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]2808 </boards>
2809
2810 <examples>
2811 <example name="DSP_Lib Class Marks example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_class_marks_example">
2812 <description>DSP_Lib Class Marks example</description>
2813 <board name="uVision Simulator" vendor="Keil"/>
2814 <project>
2815 <environment name="uv" load="arm_class_marks_example.uvprojx"/>
2816 </project>
2817 <attributes>
2818 <component Cclass="CMSIS" Cgroup="CORE"/>
2819 <component Cclass="CMSIS" Cgroup="DSP"/>
2820 <component Cclass="Device" Cgroup="Startup"/>
2821 <category>Getting Started</category>
2822 </attributes>
2823 </example>
2824
2825 <example name="DSP_Lib Convolution example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_convolution_example">
2826 <description>DSP_Lib Convolution example</description>
2827 <board name="uVision Simulator" vendor="Keil"/>
2828 <project>
2829 <environment name="uv" load="arm_convolution_example.uvprojx"/>
2830 </project>
2831 <attributes>
2832 <component Cclass="CMSIS" Cgroup="CORE"/>
2833 <component Cclass="CMSIS" Cgroup="DSP"/>
2834 <component Cclass="Device" Cgroup="Startup"/>
2835 <category>Getting Started</category>
2836 </attributes>
2837 </example>
2838
2839 <example name="DSP_Lib Dotproduct example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_dotproduct_example">
2840 <description>DSP_Lib Dotproduct example</description>
2841 <board name="uVision Simulator" vendor="Keil"/>
2842 <project>
2843 <environment name="uv" load="arm_dotproduct_example.uvprojx"/>
2844 </project>
2845 <attributes>
2846 <component Cclass="CMSIS" Cgroup="CORE"/>
2847 <component Cclass="CMSIS" Cgroup="DSP"/>
2848 <component Cclass="Device" Cgroup="Startup"/>
2849 <category>Getting Started</category>
2850 </attributes>
2851 </example>
2852
2853 <example name="DSP_Lib FFT Bin example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_fft_bin_example">
2854 <description>DSP_Lib FFT Bin example</description>
2855 <board name="uVision Simulator" vendor="Keil"/>
2856 <project>
2857 <environment name="uv" load="arm_fft_bin_example.uvprojx"/>
2858 </project>
2859 <attributes>
2860 <component Cclass="CMSIS" Cgroup="CORE"/>
2861 <component Cclass="CMSIS" Cgroup="DSP"/>
2862 <component Cclass="Device" Cgroup="Startup"/>
2863 <category>Getting Started</category>
2864 </attributes>
2865 </example>
2866
2867 <example name="DSP_Lib FIR example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_fir_example">
2868 <description>DSP_Lib FIR example</description>
2869 <board name="uVision Simulator" vendor="Keil"/>
2870 <project>
2871 <environment name="uv" load="arm_fir_example.uvprojx"/>
2872 </project>
2873 <attributes>
2874 <component Cclass="CMSIS" Cgroup="CORE"/>
2875 <component Cclass="CMSIS" Cgroup="DSP"/>
2876 <component Cclass="Device" Cgroup="Startup"/>
2877 <category>Getting Started</category>
2878 </attributes>
2879 </example>
2880
2881 <example name="DSP_Lib Graphic Equalizer example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_graphic_equalizer_example">
2882 <description>DSP_Lib Graphic Equalizer example</description>
2883 <board name="uVision Simulator" vendor="Keil"/>
2884 <project>
2885 <environment name="uv" load="arm_graphic_equalizer_example.uvprojx"/>
2886 </project>
2887 <attributes>
2888 <component Cclass="CMSIS" Cgroup="CORE"/>
2889 <component Cclass="CMSIS" Cgroup="DSP"/>
2890 <component Cclass="Device" Cgroup="Startup"/>
2891 <category>Getting Started</category>
2892 </attributes>
2893 </example>
2894
2895 <example name="DSP_Lib Linear Interpolation example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_linear_interp_example">
2896 <description>DSP_Lib Linear Interpolation example</description>
2897 <board name="uVision Simulator" vendor="Keil"/>
2898 <project>
2899 <environment name="uv" load="arm_linear_interp_example.uvprojx"/>
2900 </project>
2901 <attributes>
2902 <component Cclass="CMSIS" Cgroup="CORE"/>
2903 <component Cclass="CMSIS" Cgroup="DSP"/>
2904 <component Cclass="Device" Cgroup="Startup"/>
2905 <category>Getting Started</category>
2906 </attributes>
2907 </example>
2908
2909 <example name="DSP_Lib Matrix example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_matrix_example">
2910 <description>DSP_Lib Matrix example</description>
2911 <board name="uVision Simulator" vendor="Keil"/>
2912 <project>
2913 <environment name="uv" load="arm_matrix_example.uvprojx"/>
2914 </project>
2915 <attributes>
2916 <component Cclass="CMSIS" Cgroup="CORE"/>
2917 <component Cclass="CMSIS" Cgroup="DSP"/>
2918 <component Cclass="Device" Cgroup="Startup"/>
2919 <category>Getting Started</category>
2920 </attributes>
2921 </example>
2922
2923 <example name="DSP_Lib Signal Convergence example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_signal_converge_example">
2924 <description>DSP_Lib Signal Convergence example</description>
2925 <board name="uVision Simulator" vendor="Keil"/>
2926 <project>
2927 <environment name="uv" load="arm_signal_converge_example.uvprojx"/>
2928 </project>
2929 <attributes>
2930 <component Cclass="CMSIS" Cgroup="CORE"/>
2931 <component Cclass="CMSIS" Cgroup="DSP"/>
2932 <component Cclass="Device" Cgroup="Startup"/>
2933 <category>Getting Started</category>
2934 </attributes>
2935 </example>
2936
2937 <example name="DSP_Lib Sinus/Cosinus example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_sin_cos_example">
2938 <description>DSP_Lib Sinus/Cosinus example</description>
2939 <board name="uVision Simulator" vendor="Keil"/>
2940 <project>
2941 <environment name="uv" load="arm_sin_cos_example.uvprojx"/>
2942 </project>
2943 <attributes>
2944 <component Cclass="CMSIS" Cgroup="CORE"/>
2945 <component Cclass="CMSIS" Cgroup="DSP"/>
2946 <component Cclass="Device" Cgroup="Startup"/>
2947 <category>Getting Started</category>
2948 </attributes>
2949 </example>
2950
2951 <example name="DSP_Lib Variance example" doc="Abstract.txt" folder="CMSIS/DSP_Lib/Examples/ARM/arm_variance_example">
2952 <description>DSP_Lib Variance example</description>
2953 <board name="uVision Simulator" vendor="Keil"/>
2954 <project>
2955 <environment name="uv" load="arm_variance_example.uvprojx"/>
2956 </project>
2957 <attributes>
2958 <component Cclass="CMSIS" Cgroup="CORE"/>
2959 <component Cclass="CMSIS" Cgroup="DSP"/>
2960 <component Cclass="Device" Cgroup="Startup"/>
2961 <category>Getting Started</category>
2962 </attributes>
2963 </example>
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2964
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2965 <example name="CMSIS-RTOS2 Blinky" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/Blinky">
Matthias Hertelb73eaf32016-07-22 15:18:56 +0200[diff] [blame]2966 <description>CMSIS-RTOS2 Blinky example</description>
2967 <board name="uVision Simulator" vendor="Keil"/>
2968 <project>
2969 <environment name="uv" load="Blinky.uvprojx"/>
2970 </project>
2971 <attributes>
2972 <component Cclass="CMSIS" Cgroup="CORE"/>
2973 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2974 <component Cclass="Device" Cgroup="Startup"/>
2975 <category>Getting Started</category>
2976 </attributes>
2977 </example>
Martin Günther0ffe8f92016-08-24 11:43:05 +0200[diff] [blame]2978
Robert Rostohare13e4702016-11-07 15:23:44 +0100[diff] [blame]2979 <example name="CMSIS-RTOS2 RTX5 Migration" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/Migration">
Matthias Hertel4b70ae42016-11-07 14:14:59 +0100[diff] [blame]2980 <description>CMSIS-RTOS2 mixed API v1 and v2</description>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]2981 <board name="uVision Simulator" vendor="Keil"/>
2982 <project>
2983 <environment name="uv" load="Blinky.uvprojx"/>
2984 </project>
2985 <attributes>
2986 <component Cclass="CMSIS" Cgroup="CORE"/>
2987 <component Cclass="CMSIS" Cgroup="RTOS2"/>
2988 <component Cclass="Device" Cgroup="Startup"/>
2989 <category>Getting Started</category>
2990 </attributes>
2991 </example>
2992
Jonatan Antoni401391f2017-08-30 16:52:33 +0200[diff] [blame]2993 <example name="CMSIS-RTOS2 RTX5 Message Queue" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/MsgQueue">
2994 <description>CMSIS-RTOS2 Message Queue Example</description>
2995 <board name="uVision Simulator" vendor="Keil"/>
2996 <project>
2997 <environment name="uv" load="MsqQueue.uvprojx"/>
2998 </project>
2999 <attributes>
3000 <component Cclass="CMSIS" Cgroup="CORE"/>
3001 <component Cclass="CMSIS" Cgroup="RTOS2"/>
3002 <component Cclass="Compiler" Cgroup="EventRecorder"/>
3003 <component Cclass="Device" Cgroup="Startup"/>
3004 <category>Getting Started</category>
3005 </attributes>
3006 </example>
Jonatan Antoni6c160d42017-09-01 10:48:45 +0200[diff] [blame^]3007
3008 <example name="CMSIS-RTOS2 RTX5 Memory Pool" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/MemPool">
3009 <description>CMSIS-RTOS2 Memory Pool Example</description>
3010 <board name="Fixed Virtual Platform" vendor="ARM"/>
3011 <project>
3012 <environment name="uv" load="MemPool.uvprojx"/>
3013 </project>
3014 <attributes>
3015 <component Cclass="CMSIS" Cgroup="CORE"/>
3016 <component Cclass="CMSIS" Cgroup="RTOS2"/>
3017 <component Cclass="Compiler" Cgroup="EventRecorder"/>
3018 <component Cclass="Device" Cgroup="Startup"/>
3019 <category>Getting Started</category>
3020 </attributes>
3021 </example>
Jonatan Antoni401391f2017-08-30 16:52:33 +0200[diff] [blame]3022
Christopher Seidlb8c998f2016-11-08 15:49:02 +0100[diff] [blame]3023 <example name="TrustZone for ARMv8-M No RTOS" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/TrustZoneV8M/NoRTOS">
Christopher Seidl522e1f22016-11-07 16:05:02 +0100[diff] [blame]3024 <description>Bare-metal secure/non-secure example without RTOS</description>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]3025 <board name="uVision Simulator" vendor="Keil"/>
3026 <project>
3027 <environment name="uv" load="NoRTOS.uvmpw"/>
3028 </project>
3029 <attributes>
3030 <component Cclass="CMSIS" Cgroup="CORE"/>
3031 <component Cclass="CMSIS" Cgroup="RTOS2"/>
3032 <component Cclass="Device" Cgroup="Startup"/>
3033 <category>Getting Started</category>
3034 </attributes>
3035 </example>
3036
Christopher Seidlb8c998f2016-11-08 15:49:02 +0100[diff] [blame]3037 <example name="TrustZone for ARMv8-M RTOS" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/TrustZoneV8M/RTOS">
Christopher Seidl522e1f22016-11-07 16:05:02 +0100[diff] [blame]3038 <description>Secure/non-secure RTOS example with thread context management</description>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]3039 <board name="uVision Simulator" vendor="Keil"/>
3040 <project>
3041 <environment name="uv" load="RTOS.uvmpw"/>
3042 </project>
3043 <attributes>
3044 <component Cclass="CMSIS" Cgroup="CORE"/>
3045 <component Cclass="CMSIS" Cgroup="RTOS2"/>
3046 <component Cclass="Device" Cgroup="Startup"/>
3047 <category>Getting Started</category>
3048 </attributes>
3049 </example>
Matthias Hertel3bb828f2016-11-07 13:51:50 +0100[diff] [blame]3050
ReinhardKeil3bd0e172016-11-10 07:59:24 +0100[diff] [blame]3051 <example name="TrustZone for ARMv8-M RTOS Security Tests" doc="Abstract.txt" folder="CMSIS/RTOS2/RTX/Examples/TrustZoneV8M/RTOS_Faults">
3052 <description>Secure/non-secure RTOS example with security test cases and system recovery</description>
3053 <board name="uVision Simulator" vendor="Keil"/>
3054 <project>
3055 <environment name="uv" load="RTOS_Faults.uvmpw"/>
3056 </project>
3057 <attributes>
3058 <component Cclass="CMSIS" Cgroup="CORE"/>
3059 <component Cclass="CMSIS" Cgroup="RTOS2"/>
3060 <component Cclass="Device" Cgroup="Startup"/>
3061 <category>Getting Started</category>
3062 </attributes>
3063 </example>
3064
Martin Günther89be6522016-05-13 07:57:31 +0200[diff] [blame]3065 </examples>
3066
3067</package>