blob: a1a27b2ea4608522160a1ec5653740fa62d9cb54 [file] [log] [blame]
David Brazdil0f672f62019-12-10 10:32:29 +00001/* SPDX-License-Identifier: GPL-2.0-only */
Andrew Scullb4b6d4a2019-01-02 15:54:55 +00002/*
3 * Atomic futex routines
4 *
5 * Based on the PowerPC implementataion
6 *
Andrew Scullb4b6d4a2019-01-02 15:54:55 +00007 * Copyright (C) 2013 TangoTec Ltd.
8 *
9 * Baruch Siach <baruch@tkos.co.il>
10 */
11
12#ifndef _ASM_XTENSA_FUTEX_H
13#define _ASM_XTENSA_FUTEX_H
14
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000015#include <linux/futex.h>
16#include <linux/uaccess.h>
17#include <linux/errno.h>
18
David Brazdil0f672f62019-12-10 10:32:29 +000019#if XCHAL_HAVE_EXCLUSIVE
20#define __futex_atomic_op(insn, ret, old, uaddr, arg) \
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000021 __asm__ __volatile( \
David Brazdil0f672f62019-12-10 10:32:29 +000022 "1: l32ex %[oldval], %[addr]\n" \
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000023 insn "\n" \
David Brazdil0f672f62019-12-10 10:32:29 +000024 "2: s32ex %[newval], %[addr]\n" \
25 " getex %[newval]\n" \
26 " beqz %[newval], 1b\n" \
27 " movi %[newval], 0\n" \
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000028 "3:\n" \
29 " .section .fixup,\"ax\"\n" \
30 " .align 4\n" \
David Brazdil0f672f62019-12-10 10:32:29 +000031 " .literal_position\n" \
32 "5: movi %[oldval], 3b\n" \
33 " movi %[newval], %[fault]\n" \
34 " jx %[oldval]\n" \
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000035 " .previous\n" \
36 " .section __ex_table,\"a\"\n" \
David Brazdil0f672f62019-12-10 10:32:29 +000037 " .long 1b, 5b, 2b, 5b\n" \
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000038 " .previous\n" \
David Brazdil0f672f62019-12-10 10:32:29 +000039 : [oldval] "=&r" (old), [newval] "=&r" (ret) \
40 : [addr] "r" (uaddr), [oparg] "r" (arg), \
41 [fault] "I" (-EFAULT) \
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000042 : "memory")
David Brazdil0f672f62019-12-10 10:32:29 +000043#elif XCHAL_HAVE_S32C1I
44#define __futex_atomic_op(insn, ret, old, uaddr, arg) \
45 __asm__ __volatile( \
Olivier Deprez157378f2022-04-04 15:47:50 +020046 "1: l32i %[oldval], %[mem]\n" \
David Brazdil0f672f62019-12-10 10:32:29 +000047 insn "\n" \
48 " wsr %[oldval], scompare1\n" \
Olivier Deprez157378f2022-04-04 15:47:50 +020049 "2: s32c1i %[newval], %[mem]\n" \
David Brazdil0f672f62019-12-10 10:32:29 +000050 " bne %[newval], %[oldval], 1b\n" \
51 " movi %[newval], 0\n" \
52 "3:\n" \
53 " .section .fixup,\"ax\"\n" \
54 " .align 4\n" \
55 " .literal_position\n" \
56 "5: movi %[oldval], 3b\n" \
57 " movi %[newval], %[fault]\n" \
58 " jx %[oldval]\n" \
59 " .previous\n" \
60 " .section __ex_table,\"a\"\n" \
61 " .long 1b, 5b, 2b, 5b\n" \
62 " .previous\n" \
Olivier Deprez157378f2022-04-04 15:47:50 +020063 : [oldval] "=&r" (old), [newval] "=&r" (ret), \
64 [mem] "+m" (*(uaddr)) \
65 : [oparg] "r" (arg), [fault] "I" (-EFAULT) \
David Brazdil0f672f62019-12-10 10:32:29 +000066 : "memory")
67#endif
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000068
69static inline int arch_futex_atomic_op_inuser(int op, int oparg, int *oval,
70 u32 __user *uaddr)
71{
David Brazdil0f672f62019-12-10 10:32:29 +000072#if XCHAL_HAVE_S32C1I || XCHAL_HAVE_EXCLUSIVE
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000073 int oldval = 0, ret;
74
Olivier Deprez157378f2022-04-04 15:47:50 +020075 if (!access_ok(uaddr, sizeof(u32)))
76 return -EFAULT;
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000077
78 switch (op) {
79 case FUTEX_OP_SET:
David Brazdil0f672f62019-12-10 10:32:29 +000080 __futex_atomic_op("mov %[newval], %[oparg]",
81 ret, oldval, uaddr, oparg);
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000082 break;
83 case FUTEX_OP_ADD:
David Brazdil0f672f62019-12-10 10:32:29 +000084 __futex_atomic_op("add %[newval], %[oldval], %[oparg]",
85 ret, oldval, uaddr, oparg);
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000086 break;
87 case FUTEX_OP_OR:
David Brazdil0f672f62019-12-10 10:32:29 +000088 __futex_atomic_op("or %[newval], %[oldval], %[oparg]",
89 ret, oldval, uaddr, oparg);
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000090 break;
91 case FUTEX_OP_ANDN:
David Brazdil0f672f62019-12-10 10:32:29 +000092 __futex_atomic_op("and %[newval], %[oldval], %[oparg]",
93 ret, oldval, uaddr, ~oparg);
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000094 break;
95 case FUTEX_OP_XOR:
David Brazdil0f672f62019-12-10 10:32:29 +000096 __futex_atomic_op("xor %[newval], %[oldval], %[oparg]",
97 ret, oldval, uaddr, oparg);
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000098 break;
99 default:
100 ret = -ENOSYS;
101 }
102
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000103 if (!ret)
104 *oval = oldval;
105
106 return ret;
David Brazdil0f672f62019-12-10 10:32:29 +0000107#else
108 return -ENOSYS;
109#endif
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000110}
111
112static inline int
113futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
114 u32 oldval, u32 newval)
115{
David Brazdil0f672f62019-12-10 10:32:29 +0000116#if XCHAL_HAVE_S32C1I || XCHAL_HAVE_EXCLUSIVE
117 unsigned long tmp;
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000118 int ret = 0;
119
David Brazdil0f672f62019-12-10 10:32:29 +0000120 if (!access_ok(uaddr, sizeof(u32)))
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000121 return -EFAULT;
122
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000123 __asm__ __volatile__ (
124 " # futex_atomic_cmpxchg_inatomic\n"
David Brazdil0f672f62019-12-10 10:32:29 +0000125#if XCHAL_HAVE_EXCLUSIVE
126 "1: l32ex %[tmp], %[addr]\n"
127 " s32i %[tmp], %[uval], 0\n"
128 " bne %[tmp], %[oldval], 2f\n"
129 " mov %[tmp], %[newval]\n"
130 "3: s32ex %[tmp], %[addr]\n"
131 " getex %[tmp]\n"
132 " beqz %[tmp], 1b\n"
133#elif XCHAL_HAVE_S32C1I
134 " wsr %[oldval], scompare1\n"
135 "1: s32c1i %[newval], %[addr], 0\n"
136 " s32i %[newval], %[uval], 0\n"
137#endif
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000138 "2:\n"
139 " .section .fixup,\"ax\"\n"
140 " .align 4\n"
David Brazdil0f672f62019-12-10 10:32:29 +0000141 " .literal_position\n"
142 "4: movi %[tmp], 2b\n"
143 " movi %[ret], %[fault]\n"
144 " jx %[tmp]\n"
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000145 " .previous\n"
146 " .section __ex_table,\"a\"\n"
David Brazdil0f672f62019-12-10 10:32:29 +0000147 " .long 1b, 4b\n"
148#if XCHAL_HAVE_EXCLUSIVE
149 " .long 3b, 4b\n"
150#endif
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000151 " .previous\n"
David Brazdil0f672f62019-12-10 10:32:29 +0000152 : [ret] "+r" (ret), [newval] "+r" (newval), [tmp] "=&r" (tmp)
153 : [addr] "r" (uaddr), [oldval] "r" (oldval), [uval] "r" (uval),
154 [fault] "I" (-EFAULT)
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000155 : "memory");
156
157 return ret;
David Brazdil0f672f62019-12-10 10:32:29 +0000158#else
159 return -ENOSYS;
160#endif
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000161}
162
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000163#endif /* _ASM_XTENSA_FUTEX_H */