blob: eeac40d4a8547fdac99a5413ab0aa518968bae72 [file] [log] [blame]
David Brazdil0f672f62019-12-10 10:32:29 +00001/* SPDX-License-Identifier: GPL-2.0-or-later */
Andrew Scullb4b6d4a2019-01-02 15:54:55 +00002/*
3 * OpenRISC Linux
4 *
5 * Linux architectural port borrowing liberally from similar works of
6 * others. All original copyrights apply as per the original source
7 * declaration.
8 *
9 * OpenRISC implementation:
10 * Copyright (C) Jan Henrik Weinstock <jan.weinstock@rwth-aachen.de>
11 * et al.
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000012 */
13
14#ifndef __ASM_CACHEFLUSH_H
15#define __ASM_CACHEFLUSH_H
16
17#include <linux/mm.h>
18
19/*
20 * Helper function for flushing or invalidating entire pages from data
21 * and instruction caches. SMP needs a little extra work, since we need
22 * to flush the pages on all cpus.
23 */
24extern void local_dcache_page_flush(struct page *page);
25extern void local_icache_page_inv(struct page *page);
26
27/*
28 * Data cache flushing always happen on the local cpu. Instruction cache
29 * invalidations need to be broadcasted to all other cpu in the system in
30 * case of SMP configurations.
31 */
32#ifndef CONFIG_SMP
33#define dcache_page_flush(page) local_dcache_page_flush(page)
34#define icache_page_inv(page) local_icache_page_inv(page)
35#else /* CONFIG_SMP */
36#define dcache_page_flush(page) local_dcache_page_flush(page)
37#define icache_page_inv(page) smp_icache_page_inv(page)
38extern void smp_icache_page_inv(struct page *page);
39#endif /* CONFIG_SMP */
40
41/*
42 * Synchronizes caches. Whenever a cpu writes executable code to memory, this
43 * should be called to make sure the processor sees the newly written code.
44 */
45static inline void sync_icache_dcache(struct page *page)
46{
47 if (!IS_ENABLED(CONFIG_DCACHE_WRITETHROUGH))
48 dcache_page_flush(page);
49 icache_page_inv(page);
50}
51
52/*
53 * Pages with this bit set need not be flushed/invalidated, since
54 * they have not changed since last flush. New pages start with
55 * PG_arch_1 not set and are therefore dirty by default.
56 */
57#define PG_dc_clean PG_arch_1
58
59#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1
60static inline void flush_dcache_page(struct page *page)
61{
62 clear_bit(PG_dc_clean, &page->flags);
63}
64
Olivier Deprez157378f2022-04-04 15:47:50 +020065#define flush_icache_user_page(vma, page, addr, len) \
66do { \
67 if (vma->vm_flags & VM_EXEC) \
68 sync_icache_dcache(page); \
69} while (0)
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000070
Olivier Deprez157378f2022-04-04 15:47:50 +020071#include <asm-generic/cacheflush.h>
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000072
73#endif /* __ASM_CACHEFLUSH_H */