blob: 141ac3f251e6f256526812b9d55cd440a2a46e76 [file] [log] [blame]
David Brazdil0f672f62019-12-10 10:32:29 +00001/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Analog Devices AXI common registers & definitions
4 *
5 * Copyright 2019 Analog Devices Inc.
6 *
7 * https://wiki.analog.com/resources/fpga/docs/axi_ip
8 * https://wiki.analog.com/resources/fpga/docs/hdl/regmap
9 */
10
11#ifndef ADI_AXI_COMMON_H_
12#define ADI_AXI_COMMON_H_
13
Olivier Deprez157378f2022-04-04 15:47:50 +020014#define ADI_AXI_REG_VERSION 0x0000
David Brazdil0f672f62019-12-10 10:32:29 +000015
16#define ADI_AXI_PCORE_VER(major, minor, patch) \
17 (((major) << 16) | ((minor) << 8) | (patch))
18
Olivier Deprez157378f2022-04-04 15:47:50 +020019#define ADI_AXI_PCORE_VER_MAJOR(version) (((version) >> 16) & 0xff)
20#define ADI_AXI_PCORE_VER_MINOR(version) (((version) >> 8) & 0xff)
21#define ADI_AXI_PCORE_VER_PATCH(version) ((version) & 0xff)
22
David Brazdil0f672f62019-12-10 10:32:29 +000023#endif /* ADI_AXI_COMMON_H_ */