blob: dc1c1381d7fa95cddbf1070cb0922032c32db35d [file] [log] [blame]
David Brazdil0f672f62019-12-10 10:32:29 +00001# SPDX-License-Identifier: GPL-2.0-only
Andrew Scullb4b6d4a2019-01-02 15:54:55 +00002#
3# Generic power capping sysfs interface configuration
4#
5
6menuconfig POWERCAP
7 bool "Generic powercap sysfs driver"
8 help
9 The power capping sysfs interface allows kernel subsystems to expose power
10 capping settings to user space in a consistent way. Usually, it consists
11 of multiple control types that determine which settings may be exposed and
12 power zones representing parts of the system that can be subject to power
13 capping.
14
15 If you want this code to be compiled in, say Y here.
16
17if POWERCAP
18# Client driver configurations go here.
David Brazdil0f672f62019-12-10 10:32:29 +000019config INTEL_RAPL_CORE
20 tristate
21
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000022config INTEL_RAPL
David Brazdil0f672f62019-12-10 10:32:29 +000023 tristate "Intel RAPL Support via MSR Interface"
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000024 depends on X86 && IOSF_MBI
David Brazdil0f672f62019-12-10 10:32:29 +000025 select INTEL_RAPL_CORE
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000026 ---help---
27 This enables support for the Intel Running Average Power Limit (RAPL)
David Brazdil0f672f62019-12-10 10:32:29 +000028 technology via MSR interface, which allows power limits to be enforced
29 and monitored on modern Intel processors (Sandy Bridge and later).
Andrew Scullb4b6d4a2019-01-02 15:54:55 +000030
31 In RAPL, the platform level settings are divided into domains for
32 fine grained control. These domains include processor package, DRAM
33 controller, CPU core (Power Plance 0), graphics uncore (Power Plane
34 1), etc.
35
36config IDLE_INJECT
37 bool "Idle injection framework"
38 depends on CPU_IDLE
39 default n
40 help
41 This enables support for the idle injection framework. It
42 provides a way to force idle periods on a set of specified
43 CPUs for power capping. Idle period can be injected
44 synchronously on a set of specified CPUs or alternatively
45 on a per CPU basis.
46endif