TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / hafnium / third_party / linux.git / 0f672f6c0b52b7b0700b0915c72b540721af4465 / . / arch / arm / boot / dts / imx1-apf9328.dts
blob: 77b21aa7a146951970d46b2943471fdc1f69e447 [file] [log] [blame]
David Brazdil0f672f62019-12-10 10:32:29 +0000[diff] [blame^]1// SPDX-License-Identifier: GPL-2.0-or-later
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]2/*
3 * Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]4 */
5
6/dts-v1/;
7#include "imx1.dtsi"
8
9/ {
10 model = "Armadeus APF9328";
11 compatible = "armadeus,imx1-apf9328", "fsl,imx1";
12
13 chosen {
14 stdout-path = &uart1;
15 };
16
17 memory@8000000 {
David Brazdil0f672f62019-12-10 10:32:29 +0000[diff] [blame^]18 device_type = "memory";
Andrew Scullb4b6d4a2019-01-02 15:54:55 +0000[diff] [blame]19 reg = <0x08000000 0x00800000>;
20 };
21};
22
23&i2c {
24 pinctrl-names = "default";
25 pinctrl-0 = <&pinctrl_i2c>;
26 status = "okay";
27};
28
29&uart1 {
30 pinctrl-names = "default";
31 pinctrl-0 = <&pinctrl_uart1>;
32 uart-has-rtscts;
33 status = "okay";
34};
35
36&uart2 {
37 pinctrl-names = "default";
38 pinctrl-0 = <&pinctrl_uart2>;
39 uart-has-rtscts;
40 status = "okay";
41};
42
43&weim {
44 pinctrl-names = "default";
45 pinctrl-0 = <&pinctrl_weim>;
46 status = "okay";
47
48 nor: nor@0,0 {
49 compatible = "cfi-flash";
50 reg = <0 0x00000000 0x02000000>;
51 bank-width = <2>;
52 fsl,weim-cs-timing = <0x00330e04 0x00000d01>;
53 #address-cells = <1>;
54 #size-cells = <1>;
55 };
56
57 eth: eth@4,c00000 {
58 pinctrl-names = "default";
59 pinctrl-0 = <&pinctrl_eth>;
60 compatible = "davicom,dm9000";
61 reg = <
62 4 0x00c00000 0x2
63 4 0x00c00002 0x2
64 >;
65 interrupt-parent = <&gpio2>;
66 interrupts = <14 IRQ_TYPE_LEVEL_LOW>;
67 fsl,weim-cs-timing = <0x0000c700 0x19190d01>;
68 };
69};
70
71&iomuxc {
72 imx1-apf9328 {
73 pinctrl_eth: ethgrp {
74 fsl,pins = <
75 MX1_PAD_SIM_SVEN__GPIO2_14 0x0
76 >;
77 };
78
79 pinctrl_i2c: i2cgrp {
80 fsl,pins = <
81 MX1_PAD_I2C_SCL__I2C_SCL 0x0
82 MX1_PAD_I2C_SDA__I2C_SDA 0x0
83 >;
84 };
85
86 pinctrl_uart1: uart1grp {
87 fsl,pins = <
88 MX1_PAD_UART1_TXD__UART1_TXD 0x0
89 MX1_PAD_UART1_RXD__UART1_RXD 0x0
90 MX1_PAD_UART1_CTS__UART1_CTS 0x0
91 MX1_PAD_UART1_RTS__UART1_RTS 0x0
92 >;
93 };
94
95 pinctrl_uart2: uart2grp {
96 fsl,pins = <
97 MX1_PAD_UART2_TXD__UART2_TXD 0x0
98 MX1_PAD_UART2_RXD__UART2_RXD 0x0
99 MX1_PAD_UART2_CTS__UART2_CTS 0x0
100 MX1_PAD_UART2_RTS__UART2_RTS 0x0
101 >;
102 };
103
104 pinctrl_weim: weimgrp {
105 fsl,pins = <
106 MX1_PAD_A0__A0 0x0
107 MX1_PAD_A16__A16 0x0
108 MX1_PAD_A17__A17 0x0
109 MX1_PAD_A18__A18 0x0
110 MX1_PAD_A19__A19 0x0
111 MX1_PAD_A20__A20 0x0
112 MX1_PAD_A21__A21 0x0
113 MX1_PAD_A22__A22 0x0
114 MX1_PAD_A23__A23 0x0
115 MX1_PAD_A24__A24 0x0
116 MX1_PAD_BCLK__BCLK 0x0
117 MX1_PAD_CS4__CS4 0x0
118 MX1_PAD_DTACK__DTACK 0x0
119 MX1_PAD_ECB__ECB 0x0
120 MX1_PAD_LBA__LBA 0x0
121 >;
122 };
123 };
124};