Blame - docs/glossary.rst - hafnium/hafnium.git

blob: 078b0f68689bf83a67ebe25036aad71872f8b439 [file] [log] [blame]

J-Alves	ad4fdd1	2023-10-18 17:42:45 +0100	[diff] [blame]	1	Glossary
				2	========
				3
				4	This glossary provides definitions for terms and abbreviations used in the Hafnium
				5	documentation.
				6
				7	You can find additional definitions in the `Arm Glossary`_.
				8
				9	.. glossary::
				10	:sorted:
				11
				12	AArch32
				13	32-bit execution state of the ARMv8 ISA
				14
				15	AArch64
				16	64-bit execution state of the ARMv8 ISA
				17
				18	BTI
				19	Branch Target Identification. An Armv8.5 extension providing additional
				20	control flow integrity around indirect branches and their targets.
				21
				22	CoT
				23	Chain of Trust
				24
				25	DMA
				26	Direct Memory Access
				27
				28	DS-5
				29	Arm Development Studio 5
				30
				31	DT
				32	Device Tree
				33
				34	DTB
				35	Device Tree Blob
				36
				37	DTS
				38	Device Tree Source
				39
				40	EC
				41	Execution Context
				42
				43	EL
				44	Exception Level
				45
				46	FCONF
				47	Firmware Configuration Framework
				48
				49	FDT
				50	Flattened Device Tree
				51
				52	FF-A
				53	Firmware Framework for Arm A-profile
				54
				55	FIP
				56	Firmware Image Package
				57
				58	FVP
				59	Fixed Virtual Platform
				60
				61	GIC
				62	Generic Interrupt Controller
				63
				64	ISA
				65	Instruction Set Architecture
				66
				67	IPA
				68	Intermediate Physical Address
				69
				70	JOP
				71	Jump-Oriented Programming
				72
				73	LSP
				74	A logical secure partition managed by SPM
				75
				76	MMU
				77	Memory Management Unit
				78
				79	MPIDR
				80	Multiprocessor Affinity Register
				81
				82	MTE
				83	Memory Tagging Extension. An optional Armv8.5 extension that enables
				84	hardware-assisted memory tagging.
				85
				86	NWd
				87	Normal World
				88
				89	ODM
				90	Original Design Manufacturer
				91
				92	OEM
				93	Original Equipment Manufacturer
				94
				95	OEN
				96	Owning Entity Number
				97
				98	PA
				99	Physical Address
				100
				101	PE
				102	Processing Element
				103
				104	PM
				105	Power Management
				106
				107	PVM
				108	Primary Virtual Machine
				109
				110	PAUTH
				111	Pointer Authentication. An optional extension introduced in Armv8.3.
				112
				113	PSCI
				114	Power State Coordination Interface
				115
				116	RAS
				117	Reliability, Availability, and Serviceability extensions. A mandatory
				118	extension for the Armv8.2 architecture and later. An optional extension to
				119	the base Armv8 architecture.
				120
				121	ROP
				122	Return-Oriented Programming
				123
				124	ROT
				125	Root of Trust
				126
				127	SEA
				128	Synchronous External Abort
				129
				130	SiP
				131	Silicon Provider
				132
				133	SMC
				134	Secure Monitor Call
				135
				136	SMCCC
				137	:term:`SMC` Calling Convention
				138
				139	SoC
				140	System on Chip
				141
				142	SP
				143	Secure Partition
				144
				145	SPD
				146	Secure Payload Dispatcher
				147
				148	SPM
				149	Secure Partition Manager
				150
				151	SPMC
				152	Secure Partition Manager Core
				153
				154	SPMD
				155	Secure Partition Manager Dispatcher
				156
				157	SVE
				158	Scalable Vector Extension
				159
				160	SWd
				161	Secure World
				162
				163	TBB
				164	Trusted Board Boot
				165
				166	TBBR
				167	Trusted Board Boot Requirements
				168
				169	TCB
				170	Trusted Compute Base
				171
				172	TEE
				173	Trusted Execution Environment
				174
				175	TF-A
				176	Trusted Firmware-A
				177
				178	TLB
				179	Translation Lookaside Buffer
				180
				181	TZC
				182	TrustZone Controller
				183
				184	.. _`Arm Glossary`: https://developer.arm.com/support/arm-glossary