TrustedFirmware Git Browser
Code Review Sign In
review.trustedfirmware.org / hafnium / hafnium.git / dac0ae1bf74a17fe02b913aef9d3947827220061 / . / docs / glossary.rst
blob: 265e4f3a622c52436ae4e714a0dd124964a082d7 [file] [log] [blame]
J-Alvesad4fdd12023-10-18 17:42:45 +0100[diff] [blame]1Glossary
2========
3
4This glossary provides definitions for terms and abbreviations used in the Hafnium
5documentation.
6
7You can find additional definitions in the `Arm Glossary`_.
8
9.. glossary::
10 :sorted:
11
12 AArch32
13 32-bit execution state of the ARMv8 ISA
14
15 AArch64
16 64-bit execution state of the ARMv8 ISA
17
18 BTI
19 Branch Target Identification. An Armv8.5 extension providing additional
20 control flow integrity around indirect branches and their targets.
21
22 CoT
23 Chain of Trust
24
25 DMA
26 Direct Memory Access
27
28 DS-5
29 Arm Development Studio 5
30
31 DT
32 Device Tree
33
34 DTB
35 Device Tree Blob
36
37 DTS
38 Device Tree Source
39
40 EC
41 Execution Context
42
43 EL
44 Exception Level
45
46 FCONF
47 Firmware Configuration Framework
48
49 FDT
50 Flattened Device Tree
51
52 FF-A
53 Firmware Framework for Arm A-profile
54
55 FIP
56 Firmware Image Package
57
58 FVP
59 Fixed Virtual Platform
60
61 GIC
62 Generic Interrupt Controller
63
J-Alvesdac0ae12024-05-16 15:55:37 +0100[diff] [blame^]64 GPF
65 Granlue Protection Fault
66
67 GPT
68 Granule Protection Table
69
J-Alvesad4fdd12023-10-18 17:42:45 +0100[diff] [blame]70 ISA
71 Instruction Set Architecture
72
73 IPA
74 Intermediate Physical Address
75
76 JOP
77 Jump-Oriented Programming
78
79 LSP
80 A logical secure partition managed by SPM
81
82 MMU
83 Memory Management Unit
84
85 MPIDR
86 Multiprocessor Affinity Register
87
88 MTE
89 Memory Tagging Extension. An optional Armv8.5 extension that enables
90 hardware-assisted memory tagging.
91
92 NWd
93 Normal World
94
95 ODM
96 Original Design Manufacturer
97
98 OEM
99 Original Equipment Manufacturer
100
101 OEN
102 Owning Entity Number
103
104 PA
105 Physical Address
106
J-Alvesd547d6d2024-05-14 14:59:54 +0100[diff] [blame]107 PAS
108 Physical Address Space
109
J-Alvesad4fdd12023-10-18 17:42:45 +0100[diff] [blame]110 PE
111 Processing Element
112
113 PM
114 Power Management
115
116 PVM
117 Primary Virtual Machine
118
119 PAUTH
120 Pointer Authentication. An optional extension introduced in Armv8.3.
121
122 PSCI
123 Power State Coordination Interface
124
125 RAS
126 Reliability, Availability, and Serviceability extensions. A mandatory
127 extension for the Armv8.2 architecture and later. An optional extension to
128 the base Armv8 architecture.
129
J-Alvesd547d6d2024-05-14 14:59:54 +0100[diff] [blame]130 RME
131 Realm Manage Extension
132
J-Alvesad4fdd12023-10-18 17:42:45 +0100[diff] [blame]133 ROP
134 Return-Oriented Programming
135
136 ROT
137 Root of Trust
138
139 SEA
140 Synchronous External Abort
141
142 SiP
143 Silicon Provider
144
145 SMC
146 Secure Monitor Call
147
148 SMCCC
149 :term:`SMC` Calling Convention
150
151 SoC
152 System on Chip
153
154 SP
155 Secure Partition
156
157 SPD
158 Secure Payload Dispatcher
159
160 SPM
161 Secure Partition Manager
162
163 SPMC
164 Secure Partition Manager Core
165
166 SPMD
167 Secure Partition Manager Dispatcher
168
169 SVE
170 Scalable Vector Extension
171
172 SWd
173 Secure World
174
175 TBB
176 Trusted Board Boot
177
178 TBBR
179 Trusted Board Boot Requirements
180
181 TCB
182 Trusted Compute Base
183
184 TEE
185 Trusted Execution Environment
186
187 TF-A
188 Trusted Firmware-A
189
190 TLB
191 Translation Lookaside Buffer
192
193 TZC
194 TrustZone Controller
195
196.. _`Arm Glossary`: https://developer.arm.com/support/arm-glossary