blob: b92b157909f297baf04e0d42d80e7531fede2adc [file] [log] [blame]
Soby Mathewb4c6df42022-11-09 11:13:29 +00001/*
2 * SPDX-License-Identifier: BSD-3-Clause
3 * SPDX-FileCopyrightText: Copyright TF-RMM Contributors.
4 */
5
6#ifndef REC_H
7#define REC_H
8
9#ifndef __ASSEMBLER__
10
11#include <arch.h>
12#include <attestation_token.h>
Soby Mathewb4c6df42022-11-09 11:13:29 +000013#include <gic.h>
14#include <memory_alloc.h>
Arvind Ram Prakashbd36a1b2022-12-15 12:16:36 -060015#include <pauth.h>
AlexeiFedoroveaec0c42023-02-01 18:13:32 +000016#include <pmu.h>
Soby Mathewb4c6df42022-11-09 11:13:29 +000017#include <ripas.h>
Arunachalam Ganapathyf6491212023-02-23 16:04:34 +000018#include <simd.h>
Soby Mathewb4c6df42022-11-09 11:13:29 +000019#include <sizes.h>
20#include <smc-rmi.h>
21#include <utils_def.h>
22
23struct granule;
24
25/*
26 * System registers whose contents are specific to a REC.
27 */
28struct sysreg_state {
29 unsigned long sp_el0;
30 unsigned long sp_el1;
31 unsigned long elr_el1;
32 unsigned long spsr_el1;
33 unsigned long pmcr_el0;
Soby Mathewb4c6df42022-11-09 11:13:29 +000034 unsigned long tpidrro_el0;
35 unsigned long tpidr_el0;
36 unsigned long csselr_el1;
37 unsigned long sctlr_el1;
38 unsigned long actlr_el1;
39 unsigned long cpacr_el1;
40 unsigned long zcr_el1;
41 unsigned long ttbr0_el1;
42 unsigned long ttbr1_el1;
43 unsigned long tcr_el1;
44 unsigned long esr_el1;
45 unsigned long afsr0_el1;
46 unsigned long afsr1_el1;
47 unsigned long far_el1;
48 unsigned long mair_el1;
49 unsigned long vbar_el1;
50 unsigned long contextidr_el1;
51 unsigned long tpidr_el1;
52 unsigned long amair_el1;
53 unsigned long cntkctl_el1;
54 unsigned long par_el1;
55 unsigned long mdscr_el1;
56 unsigned long mdccint_el1;
57 unsigned long disr_el1;
58 unsigned long mpam0_el1;
59
60 /* Timer Registers */
61 unsigned long cnthctl_el2;
62 unsigned long cntvoff_el2;
63 unsigned long cntpoff_el2;
64 unsigned long cntp_ctl_el0;
65 unsigned long cntp_cval_el0;
66 unsigned long cntv_ctl_el0;
67 unsigned long cntv_cval_el0;
68
69 /* GIC Registers */
70 struct gic_cpu_state gicstate;
71
72 /* TODO MPAM */
73 /* TODO Performance Monitor Registers */
74 /* TODO Pointer Authentication Registers */
75
76 unsigned long vmpidr_el2; /* restored only */
77 unsigned long hcr_el2; /* restored only */
78};
79
80/*
81 * System registers whose contents are
82 * common across all RECs in a Realm.
83 */
84struct common_sysreg_state {
85 unsigned long vttbr_el2;
86 unsigned long vtcr_el2;
87 unsigned long hcr_el2;
AlexeiFedoroveaec0c42023-02-01 18:13:32 +000088 unsigned long mdcr_el2;
Soby Mathewb4c6df42022-11-09 11:13:29 +000089};
90
Arunachalam Ganapathyf6491212023-02-23 16:04:34 +000091/* This structure is used for storing FPU or SVE context for realm. */
92struct rec_simd_state {
93 struct simd_state *simd; /* Pointer to SIMD context in AUX page */
94 bool simd_allowed; /* Set when REC is allowed to use SIMD */
Arunachalam Ganapathyf6491212023-02-23 16:04:34 +000095};
96
Soby Mathewb4c6df42022-11-09 11:13:29 +000097/*
98 * This structure is aligned on cache line size to avoid cache line trashing
99 * when allocated as an array for N CPUs.
100 */
101struct ns_state {
102 struct sysreg_state sysregs;
103 unsigned long sp_el0;
104 unsigned long icc_sre_el2;
AlexeiFedoroveaec0c42023-02-01 18:13:32 +0000105 struct pmu_state *pmu;
Soby Mathewb4c6df42022-11-09 11:13:29 +0000106} __attribute__((aligned(CACHE_WRITEBACK_GRANULE)));
107
108/*
AlexeiFedorovec35c542023-04-27 17:52:02 +0100109 * Data used when handling attestation requests
110 */
111struct rec_attest_data {
112 unsigned char rmm_realm_token_buf[SZ_1K];
113 size_t rmm_realm_token_len;
114
AlexeiFedorov56e1a8e2023-09-01 17:06:13 +0100115 struct token_sign_cntxt token_sign_ctx;
AlexeiFedorovec35c542023-04-27 17:52:02 +0100116
117 /* Buffer allocation info used for heap init and management */
Arunachalam Ganapathy40b3bf02023-06-12 12:19:55 +0100118 struct buffer_alloc_ctx alloc_ctx;
AlexeiFedorovec35c542023-04-27 17:52:02 +0100119};
120COMPILER_ASSERT(sizeof(struct rec_attest_data) <= GRANULE_SIZE);
121
122/*
AlexeiFedoroveaec0c42023-02-01 18:13:32 +0000123 * This structure contains pointers to data that are allocated
124 * in auxilary granules for a REC.
Soby Mathewb4c6df42022-11-09 11:13:29 +0000125 */
126struct rec_aux_data {
AlexeiFedorovec35c542023-04-27 17:52:02 +0100127 /* Pointer to the heap buffer */
128 uint8_t *attest_heap_buf;
129
130 /* Pointer to PMU state */
131 struct pmu_state *pmu;
132
133 /* SIMD context region */
134 struct rec_simd_state rec_simd;
135
136 /* Pointer to attestation-related data */
137 struct rec_attest_data *attest_data;
Soby Mathewb4c6df42022-11-09 11:13:29 +0000138};
139
140struct rec {
AlexeiFedoroveaec0c42023-02-01 18:13:32 +0000141 struct granule *g_rec; /* the granule in which this REC lives */
142 unsigned long rec_idx; /* which REC is this */
Soby Mathewb4c6df42022-11-09 11:13:29 +0000143 bool runnable;
144
145 unsigned long regs[31];
Arvind Ram Prakashbd36a1b2022-12-15 12:16:36 -0600146
147 /*
148 * PAuth state of Realm.
149 * Note that we do not need to save NS state as EL3 will save this as part of world switch.
150 */
151 struct pauth_state pauth;
152
Soby Mathewb4c6df42022-11-09 11:13:29 +0000153 unsigned long pc;
154 unsigned long pstate;
155
156 struct sysreg_state sysregs;
157 struct common_sysreg_state common_sysregs;
158
AlexeiFedorov5cf35ba2023-04-25 10:02:20 +0100159 /* Populated when the REC issues a RIPAS change request */
Soby Mathewb4c6df42022-11-09 11:13:29 +0000160 struct {
AlexeiFedorov5cf35ba2023-04-25 10:02:20 +0100161 unsigned long base;
162 unsigned long top;
Soby Mathewb4c6df42022-11-09 11:13:29 +0000163 unsigned long addr;
AlexeiFedorov0fb44552023-04-14 15:37:58 +0100164 enum ripas ripas_val;
AlexeiFedorov63614ea2023-07-14 17:07:20 +0100165 enum ripas_change_destroyed change_destroyed;
Soby Mathewb4c6df42022-11-09 11:13:29 +0000166 } set_ripas;
167
168 /*
169 * Common values across all RECs in a Realm.
170 */
171 struct {
172 unsigned long ipa_bits;
173 int s2_starting_level;
174 struct granule *g_rtt;
175 struct granule *g_rd;
AlexeiFedoroveaec0c42023-02-01 18:13:32 +0000176 bool pmu_enabled;
AlexeiFedorov18002922023-04-06 10:19:51 +0100177 unsigned int pmu_num_ctrs;
AlexeiFedorov56e1a8e2023-09-01 17:06:13 +0100178 enum hash_algo algorithm;
Arunachalam Ganapathyf6491212023-02-23 16:04:34 +0000179 bool sve_enabled;
180 uint8_t sve_vq;
Soby Mathewb4c6df42022-11-09 11:13:29 +0000181 } realm_info;
182
183 struct {
184 /*
185 * The contents of the *_EL2 system registers at the last time
186 * the REC exited to the host due to a synchronous exception.
187 * These are the unsanitized register values which may differ
188 * from the value returned to the host in rec_exit structure.
189 */
190 unsigned long esr;
191 unsigned long hpfar;
192 unsigned long far;
193 } last_run_info;
194
Soby Mathewb4c6df42022-11-09 11:13:29 +0000195 /* Pointer to per-cpu non-secure state */
196 struct ns_state *ns;
197
198 struct {
199 /*
200 * Set to 'true' when there is a pending PSCI
201 * command that must be resolved by the host.
202 * The command is encoded in rec->regs[0].
203 *
204 * A REC with pending PSCI is not schedulable.
205 */
206 bool pending;
207 } psci_info;
208
209 /* Number of auxiliary granules */
210 unsigned int num_rec_aux;
211
212 /* Addresses of auxiliary granules */
213 struct granule *g_aux[MAX_REC_AUX_GRANULES];
214 struct rec_aux_data aux_data;
Soby Mathewb4c6df42022-11-09 11:13:29 +0000215 struct {
216 unsigned long vsesr_el2;
217 bool inject;
218 } serror_info;
219
220 /* True if host call is pending */
221 bool host_call;
222};
223COMPILER_ASSERT(sizeof(struct rec) <= GRANULE_SIZE);
224
225/*
226 * Check that mpidr has a valid value with all fields except
227 * Aff3[39:32]:Aff2[23:16]:Aff1[15:8]:Aff0[3:0] set to 0.
228 */
229static inline bool mpidr_is_valid(unsigned long mpidr)
230{
231 return (mpidr & ~(MASK(MPIDR_EL2_AFF0) |
232 MASK(MPIDR_EL2_AFF1) |
233 MASK(MPIDR_EL2_AFF2) |
234 MASK(MPIDR_EL2_AFF3))) == 0ULL;
235}
236
237/*
238 * Calculate REC index from mpidr value.
239 * index = Aff3[39:32]:Aff2[23:16]:Aff1[15:8]:Aff0[3:0]
240 */
241static inline unsigned long mpidr_to_rec_idx(unsigned long mpidr)
242{
243 return (MPIDR_EL2_AFF(0, mpidr) +
244 MPIDR_EL2_AFF(1, mpidr) +
245 MPIDR_EL2_AFF(2, mpidr) +
246 MPIDR_EL2_AFF(3, mpidr));
247}
248
Arunachalam Ganapathyf6491212023-02-23 16:04:34 +0000249static inline simd_t rec_simd_type(struct rec *rec)
250{
251 if (rec->realm_info.sve_enabled) {
252 return SIMD_SVE;
Arunachalam Ganapathyf6491212023-02-23 16:04:34 +0000253 }
AlexeiFedorov18002922023-04-06 10:19:51 +0100254 return SIMD_FPU;
Arunachalam Ganapathyf6491212023-02-23 16:04:34 +0000255}
256
257static inline bool rec_is_simd_allowed(struct rec *rec)
258{
259 assert(rec != NULL);
260 return rec->aux_data.rec_simd.simd_allowed;
261}
262
Soby Mathewb4c6df42022-11-09 11:13:29 +0000263void rec_run_loop(struct rec *rec, struct rmi_rec_exit *rec_exit);
Soby Mathewb4c6df42022-11-09 11:13:29 +0000264void inject_serror(struct rec *rec, unsigned long vsesr);
AlexeiFedorov950bd7b2023-08-24 15:25:22 +0100265void emulate_stage2_data_abort(struct rec *rec, struct rmi_rec_exit *rec_exit,
Soby Mathewb4c6df42022-11-09 11:13:29 +0000266 unsigned long rtt_level);
267
268#endif /* __ASSEMBLER__ */
Soby Mathewb4c6df42022-11-09 11:13:29 +0000269#endif /* REC_H */