blob: af8bec1139568b974a5ccd7366026c1836852c1a [file] [log] [blame]
Jerome Forissier120c43a2015-03-24 11:08:31 +01001# Default configuration values for OP-TEE core (all platforms).
2#
3# Platform-specific overrides are in core/arch/arm32/plat-*/conf.mk.
4# Some subsystem-specific defaults are not here but rather in */sub.mk.
5#
6# Configuration values may be assigned from multiple sources.
7# From higher to lower priority:
8#
9# 1. Make arguments ('make CFG_FOO=bar...')
10# 2. The file specified by $(CFG_OPTEE_CONFIG) (if defined)
11# 3. The environment ('CFG_FOO=bar make...')
12# 4. The platform-specific configuration file: core/arch/arm32/plat-*/conf.mk
13# 5. This file
14# 6. Subsystem-specific makefiles (*/sub.mk)
15#
16# Actual values used during the build are output to $(out-dir)/core/conf.mk
17# (CFG_* variables only).
18
19# Compiler warning level.
20# Supported values: undefined, 1, 2 and 3. 3 gives more warnings.
Pascal Brandb0104772014-06-12 15:56:20 +020021WARNS ?= 3
22
Pascal Brand7c876f12015-03-02 16:43:19 +010023# Define NOWERROR=1 so that warnings are not treated as errors
Pascal Brandb0104772014-06-12 15:56:20 +020024# NOWERROR=1
25
26# Define DEBUG=1 to compile with -g option
27# DEBUG=1
28
Jerome Forissier120c43a2015-03-24 11:08:31 +010029# If 1, debug mode of the tee firmware (CPU restart, Core Status)
30CFG_TEE_FW_DEBUG ?= 0
Pascal Brandb0104772014-06-12 15:56:20 +020031
Jerome Forissier120c43a2015-03-24 11:08:31 +010032# Max level of the tee core traces. 0 means disable, 4 is max.
33# Supported values: 0 (no traces) to 4 (all traces)
34# If CFG_TEE_DRV_DEBUGFS is set, the level of traces to print can be
35# dynamically changes via debugfs in the range 1 => CFG_TEE_CORE_LOG_LEVEL
36CFG_TEE_CORE_LOG_LEVEL ?= 1
Pascal Brandb0104772014-06-12 15:56:20 +020037
Jerome Forissier120c43a2015-03-24 11:08:31 +010038# TA and TEECore log level
39# Supported values: 0 (no traces) to 4 (all traces)
40# If CFG_TEE_DRV_DEBUGFS is set, the level of traces to print can be
41# dynamically changes via debugfs in the range 1 => CFG_TEE_TA_LOG_LEVEL
42CFG_TEE_TA_LOG_LEVEL ?= 1
Pascal Brandb0104772014-06-12 15:56:20 +020043
Jerome Forissier120c43a2015-03-24 11:08:31 +010044# TA enablement
45# When defined to "y", TA traces are output according to
46# CFG_TEE_TA_LOG_LEVEL. Otherwise, they are not output at all
47CFG_TEE_CORE_TA_TRACE ?= y
Pascal Brandb0104772014-06-12 15:56:20 +020048
Jerome Forissier120c43a2015-03-24 11:08:31 +010049# If 1, enable debug features in TA memory allocation.
50# Debug features include check of buffer overflow, statistics, mark/check heap
51# feature.
52CFG_TEE_CORE_USER_MEM_DEBUG ?= 1
SY Chiu7018ae02015-03-04 15:04:45 +080053
Jerome Forissier120c43a2015-03-24 11:08:31 +010054# PRNG configuration
SY Chiu7018ae02015-03-04 15:04:45 +080055# If CFG_WITH_SOFTWARE_PRNG is enabled, crypto provider provided
56# software PRNG implementation is used.
SY Chiu7018ae02015-03-04 15:04:45 +080057# Otherwise, you need to implement hw_get_random_byte() for your platform
SY Chiu7018ae02015-03-04 15:04:45 +080058CFG_WITH_SOFTWARE_PRNG ?= y
Jerome Forissier120c43a2015-03-24 11:08:31 +010059
60# Number of threads
61CFG_NUM_THREADS ?= 2