blob: 0644561e2e35f5bbb71840c90cd598c77f36629c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
/*
* Copyright (c) 2019 Arm Limited. All rights reserved.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __CMSIS_DRIVER_CONFIG_H__
#define __CMSIS_DRIVER_CONFIG_H__
#include "platform_description.h"
#include "device_definition.h"
#define UART0_CMSDK_DEV ARM_UART0_DEV_NS
#define MPC_ISRAM0_DEV MPC_ISRAM0_DEV_S
#define MPC_ISRAM1_DEV MPC_ISRAM1_DEV_S
#define MPC_ISRAM2_DEV MPC_ISRAM2_DEV_S
#define MPC_ISRAM3_DEV MPC_ISRAM3_DEV_S
#define MPC_QSPI_DEV MPC_QSPI_DEV_S
#define AHB_PPCEXP0_DEV AHB_PPCEXP0_DEV_S
#define APB_PPC0_DEV APB_PPC0_DEV_S
#define APB_PPC1_DEV APB_PPC1_DEV_S
#define APB_PPCEXP0_DEV APB_PPCEXP0_DEV_S
#define APB_PPCEXP1_DEV APB_PPCEXP1_DEV_S
#define APB_PPCEXP2_DEV APB_PPCEXP2_DEV_S
#endif /* __CMSIS_DRIVER_CONFIG_H__ */
|