1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
|
;/*
; * Copyright (c) 2016-2018 ARM Limited
; *
; * Licensed under the Apache License, Version 2.0 (the "License");
; * you may not use this file except in compliance with the License.
; * You may obtain a copy of the License at
; *
; * http://www.apache.org/licenses/LICENSE-2.0
; *
; * Unless required by applicable law or agreed to in writing, software
; * distributed under the License is distributed on an "AS IS" BASIS,
; * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; * See the License for the specific language governing permissions and
; * limitations under the License.
; */
;
; This file is derivative of CMSIS V5.00 startup_ARMv8MML.s
;/*
;//-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
;*/
; <h> Stack Configuration
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
; </h>
IMPORT |Image$$ARM_LIB_STACK$$ZI$$Limit|
; Vector Table Mapped to Address 0 at Reset
AREA RESET, DATA, READONLY
EXPORT __Vectors
EXPORT __Vectors_End
EXPORT __Vectors_Size
__Vectors DCD |Image$$ARM_LIB_STACK$$ZI$$Limit| ; Top of Stack
DCD Reset_Handler ; Reset Handler
DCD NMI_Handler ; NMI Handler
DCD HardFault_Handler ; Hard Fault Handler
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD SVC_Handler ; SVCall Handler
DCD 0 ; Reserved
DCD 0 ; Reserved
DCD PendSV_Handler ; PendSV Handler
DCD SysTick_Handler ; SysTick Handler
; Core IoT Interrupts
DCD NONSEC_WATCHDOG_RESET_Handler ; - 0 Non-Secure Watchdog Reset Handler
DCD NONSEC_WATCHDOG_Handler ; - 1 Non-Secure Watchdog Handler
DCD S32K_TIMER_Handler ; - 2 S32K Timer Handler
DCD TIMER0_Handler ; - 3 TIMER 0 Handler
DCD TIMER1_Handler ; - 4 TIMER 1 Handler
DCD DUALTIMER_Handler ; - 5 Dual Timer Handler
DCD 0 ; Reserved - 6
DCD 0 ; Reserved - 7
DCD 0 ; Reserved - 8
DCD MPC_Handler ; - 9 MPC Combined (Secure) Handler
DCD PPC_Handler ; - 10 PPC Combined (Secure) Handler
DCD 0 ; Reserved - 11
DCD 0 ; Reserved - 12
DCD 0 ; Reserved - 13
DCD 0 ; Reserved - 14
DCD 0 ; Reserved - 15
DCD 0 ; Reserved - 16
DCD 0 ; Reserved - 17
DCD 0 ; Reserved - 18
DCD 0 ; Reserved - 19
DCD 0 ; Reserved - 20
DCD 0 ; Reserved - 21
DCD 0 ; Reserved - 22
DCD 0 ; Reserved - 23
DCD 0 ; Reserved - 24
DCD 0 ; Reserved - 25
DCD 0 ; Reserved - 26
DCD 0 ; Reserved - 27
DCD 0 ; Reserved - 28
DCD 0 ; Reserved - 29
DCD 0 ; Reserved - 30
DCD 0 ; Reserved - 31
; External Interrupts
DCD UARTRX0_Handler ; 32 UART 0 RX Handler
DCD UARTTX0_Handler ; 33 UART 0 TX Handler
DCD UARTRX1_Handler ; 34 UART 1 RX Handler
DCD UARTTX1_Handler ; 35 UART 1 TX Handler
DCD UARTRX2_Handler ; 36 UART 2 RX Handler
DCD UARTTX2_Handler ; 37 UART 2 TX Handler
DCD UARTRX3_Handler ; 38 UART 3 RX Handler
DCD UARTTX3_Handler ; 39 UART 3 TX Handler
DCD UARTRX4_Handler ; 40 UART 4 RX Handler
DCD UARTTX4_Handler ; 41 UART 4 TX Handler
DCD UART0_Handler ; 42 UART 0 combined Handler
DCD UART1_Handler ; 43 UART 1 combined Handler
DCD UART2_Handler ; 44 UART 0 combined Handler
DCD UART3_Handler ; 45 UART 1 combined Handler
DCD UART4_Handler ; 46 UART 0 combined Handler
DCD UARTOVF_Handler ; 47 UART 0,1,2,3,4 Overflow Handler
DCD ETHERNET_Handler ; 48 Ethernet Handler
DCD I2S_Handler ; 49 I2S Handler
DCD TSC_Handler ; 50 Touch Screen Handler
DCD SPI0_Handler ; 51 SPI 0 Handler
DCD SPI1_Handler ; 52 SPI 1 Handler
DCD SPI2_Handler ; 53 SPI 2 Handler
DCD SPI3_Handler ; 54 SPI 3 Handler
DCD SPI4_Handler ; 55 SPI 4 Handler
DCD DMA0_ERROR_Handler ; 56 DMA 0 Error Handler
DCD DMA0_TC_Handler ; 57 DMA 0 Terminal Count Handler
DCD DMA0_Handler ; 58 DMA 0 Combined Handler
DCD DMA1_ERROR_Handler ; 59 DMA 1 Error Handler
DCD DMA1_TC_Handler ; 60 DMA 1 Terminal Count Handler
DCD DMA1_Handler ; 61 DMA 1 Combined Handler
DCD DMA2_ERROR_Handler ; 62 DMA 2 Error Handler
DCD DMA2_TC_Handler ; 63 DMA 2 Terminal Count Handler
DCD DMA2_Handler ; 64 DMA 2 Combined Handler
DCD DMA3_ERROR_Handler ; 65 DMA 3 Error Handler
DCD DMA3_TC_Handler ; 66 DMA 3 Terminal Count Handler
DCD DMA3_Handler ; 67 DMA 3 Combined Handler
DCD GPIO0_Handler ; 68 GPIO 0 Comboned Handler
DCD GPIO1_Handler ; 69 GPIO 1 Comboned Handler
DCD GPIO2_Handler ; 70 GPIO 2 Comboned Handler
DCD GPIO3_Handler ; 71 GPIO 3 Comboned Handler
DCD GPIO0_0_Handler ; 72,
DCD GPIO0_1_Handler ; 73,
DCD GPIO0_2_Handler ; 74,
DCD GPIO0_3_Handler ; 75,
DCD GPIO0_4_Handler ; 76,
DCD GPIO0_5_Handler ; 77,
DCD GPIO0_6_Handler ; 78,
DCD GPIO0_7_Handler ; 79,
DCD GPIO0_8_Handler ; 80,
DCD GPIO0_9_Handler ; 81,
DCD GPIO0_10_Handler ; 82,
DCD GPIO0_11_Handler ; 83,
DCD GPIO0_12_Handler ; 84,
DCD GPIO0_13_Handler ; 85,
DCD GPIO0_14_Handler ; 86,
DCD GPIO0_15_Handler ; 87,
DCD GPIO1_0_Handler ; 88,
DCD GPIO1_1_Handler ; 89,
DCD GPIO1_2_Handler ; 90,
DCD GPIO1_3_Handler ; 91,
DCD GPIO1_4_Handler ; 92,
DCD GPIO1_5_Handler ; 93,
DCD GPIO1_6_Handler ; 94,
DCD GPIO1_7_Handler ; 95,
__Vectors_End
__Vectors_Size EQU __Vectors_End - __Vectors
AREA |.text|, CODE, READONLY
; Reset Handler
Reset_Handler PROC
EXPORT Reset_Handler [WEAK]
IMPORT SystemInit
IMPORT __main
LDR R0, =SystemInit
BLX R0
LDR R0, =__main
BX R0
ENDP
; Dummy Exception Handlers (infinite loops which can be modified)
NMI_Handler PROC
EXPORT NMI_Handler [WEAK]
B .
ENDP
HardFault_Handler\
PROC
EXPORT HardFault_Handler [WEAK]
B .
ENDP
MemManage_Handler\
PROC
EXPORT MemManage_Handler [WEAK]
B .
ENDP
SVC_Handler PROC
EXPORT SVC_Handler [WEAK]
B .
ENDP
PendSV_Handler PROC
EXPORT PendSV_Handler [WEAK]
B .
ENDP
SysTick_Handler PROC
EXPORT SysTick_Handler [WEAK]
B .
ENDP
MPC_Handler PROC
EXPORT MPC_Handler [WEAK]
B .
ENDP
PPC_Handler PROC
EXPORT PPC_Handler [WEAK]
B .
ENDP
Default_Handler PROC
; Core IoT Interrupts
EXPORT NONSEC_WATCHDOG_RESET_Handler [WEAK] ; - 0 Non-Secure Watchdog Reset Handler
EXPORT NONSEC_WATCHDOG_Handler [WEAK] ; - 1 Non-Secure Watchdog Handler
EXPORT S32K_TIMER_Handler [WEAK] ; - 2 S32K Timer Handler
EXPORT TIMER0_Handler [WEAK] ; - 3 TIMER 0 Handler
EXPORT TIMER1_Handler [WEAK] ; - 4 TIMER 1 Handler
EXPORT DUALTIMER_Handler [WEAK] ; - 5 Dual Timer Handler
; External Interrupts
EXPORT UARTRX0_Handler [WEAK] ; 32 UART 0 RX Handler
EXPORT UARTTX0_Handler [WEAK] ; 33 UART 0 TX Handler
; Core IoT Interrupts
NONSEC_WATCHDOG_RESET_Handler ; - 0 Non-Secure Watchdog Reset Handler
NONSEC_WATCHDOG_Handler ; - 1 Non-Secure Watchdog Handler
S32K_TIMER_Handler ; - 2 S32K Timer Handler
TIMER0_Handler ; - 3 TIMER 0 Handler
TIMER1_Handler ; - 4 TIMER 1 Handler
DUALTIMER_Handler ; - 5 Dual Timer Handler
; External Interrupts
UARTRX0_Handler ; 32 UART 0 RX Handler
UARTTX0_Handler ; 33 UART 0 TX Handler
UARTRX1_Handler ; 34 UART 1 RX Handler
UARTTX1_Handler ; 35 UART 1 TX Handler
UARTRX2_Handler ; 36 UART 2 RX Handler
UARTTX2_Handler ; 37 UART 2 TX Handler
UARTRX3_Handler ; 38 UART 3 RX Handler
UARTTX3_Handler ; 39 UART 3 TX Handler
UARTRX4_Handler ; 40 UART 4 RX Handler
UARTTX4_Handler ; 41 UART 4 TX Handler
UART0_Handler ; 42 UART 0 combined Handler
UART1_Handler ; 43 UART 1 combined Handler
UART2_Handler ; 44 UART 2 combined Handler
UART3_Handler ; 45 UART 3 combined Handler
UART4_Handler ; 46 UART 4 combined Handler
UARTOVF_Handler ; 47 UART 0,1,2,3,4 Overflow Handler
ETHERNET_Handler ; 48 Ethernet Handler
I2S_Handler ; 49 I2S Handler
TSC_Handler ; 50 Touch Screen Handler
SPI0_Handler ; 51 SPI 0 Handler
SPI1_Handler ; 52 SPI 1 Handler
SPI2_Handler ; 53 SPI 2 Handler
SPI3_Handler ; 54 SPI 3 Handler
SPI4_Handler ; 55 SPI 4 Handler
DMA0_ERROR_Handler ; 56 DMA 0 Error Handler
DMA0_TC_Handler ; 57 DMA 0 Terminal Count Handler
DMA0_Handler ; 58 DMA 0 Combined Handler
DMA1_ERROR_Handler ; 59 DMA 1 Error Handler
DMA1_TC_Handler ; 60 DMA 1 Terminal Count Handler
DMA1_Handler ; 61 DMA 1 Combined Handler
DMA2_ERROR_Handler ; 62 DMA 2 Error Handler
DMA2_TC_Handler ; 63 DMA 2 Terminal Count Handler
DMA2_Handler ; 64 DMA 2 Combined Handler
DMA3_ERROR_Handler ; 65 DMA 3 Error Handler
DMA3_TC_Handler ; 66 DMA 3 Terminal Count Handler
DMA3_Handler ; 67 DMA 3 Combined Handler
GPIO0_Handler ; 68 GPIO 0 Comboned Handler
GPIO1_Handler ; 69 GPIO 1 Comboned Handler
GPIO2_Handler ; 70 GPIO 2 Comboned Handler
GPIO3_Handler ; 71 GPIO 3 Comboned Handler
GPIO0_0_Handler ; 72 GPIO 0 has 16 individual Handlers
GPIO0_1_Handler ; 73
GPIO0_2_Handler ; 74
GPIO0_3_Handler ; 75
GPIO0_4_Handler ; 76
GPIO0_5_Handler ; 77
GPIO0_6_Handler ; 78
GPIO0_7_Handler ; 79
GPIO0_8_Handler ; 80
GPIO0_9_Handler ; 81
GPIO0_10_Handler ; 82
GPIO0_11_Handler ; 83
GPIO0_12_Handler ; 84
GPIO0_13_Handler ; 85
GPIO0_14_Handler ; 86
GPIO0_15_Handler ; 87
GPIO1_0_Handler ; 88 GPIO 1 has 8 individual Handlers
GPIO1_1_Handler ; 89
GPIO1_2_Handler ; 90
GPIO1_3_Handler ; 91
GPIO1_4_Handler ; 92
GPIO1_5_Handler ; 93
GPIO1_6_Handler ; 94
GPIO1_7_Handler ; 95
B .
ENDP
ALIGN
END
|