aboutsummaryrefslogtreecommitdiff
path: root/platform/ext/target/musca_a/Device/Source/iar/musca_bl2.icf
diff options
context:
space:
mode:
Diffstat (limited to 'platform/ext/target/musca_a/Device/Source/iar/musca_bl2.icf')
-rw-r--r--platform/ext/target/musca_a/Device/Source/iar/musca_bl2.icf72
1 files changed, 0 insertions, 72 deletions
diff --git a/platform/ext/target/musca_a/Device/Source/iar/musca_bl2.icf b/platform/ext/target/musca_a/Device/Source/iar/musca_bl2.icf
deleted file mode 100644
index 80b950fe72..0000000000
--- a/platform/ext/target/musca_a/Device/Source/iar/musca_bl2.icf
+++ /dev/null
@@ -1,72 +0,0 @@
-/*
- * Copyright (c) 2020 Arm Limited
- *
- * Licensed under the Apache License, Version 2.0 (the "License");
- * you may not use this file except in compliance with the License.
- * You may obtain a copy of the License at
- *
- * http://www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing, software
- * distributed under the License is distributed on an "AS IS" BASIS,
- * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
- * See the License for the specific language governing permissions and
- * limitations under the License.
- *
- *
- * This file is derivative of ../armclang/musca_bl2.sct
- */
-
-/* Linker script to configure memory regions. */
-/* This file will be run trough the pre-processor. */
-
-#include "region_defs.h"
-
-initialize by copy with packing = none { readonly, readwrite }
- except{ section .rst_handler,
- section .intvec,
- ro object startup_cmsdk_musca_bl2.o*,
- ro object system_core_init.o,
- ro object cstartup_M.o,
- ro object low_level_init.o,
- ro object data_init.o,
- ro object zero_init3.o,
- ro object copy_init3.o,
- ro object cmain.o};
-
-define block ER_CODE with fixed order, alignment = 8 {
- section .intvec,
- readonly
- };
-define block LR_CODE with fixed order, maximum size = BL2_CODE_SIZE {block ER_CODE};
-place at address BL2_CODE_START {block LR_CODE};
-
-define block ER_CODE_SRAM with fixed order, alignment = 8 {
- rw section .text,
- rw section .rodata
- };
-place at address BL2_CODE_SRAM_BASE {block ER_CODE_SRAM};
-
-define block TFM_SHARED_DATA with alignment = 32, size = BOOT_TFM_SHARED_DATA_SIZE { };
-define block ER_DATA with alignment = 32 {readwrite};
-define block ARM_LIB_STACK with alignment = 32, size = BL2_MSP_STACK_SIZE { };
-define block HEAP with alignment = 8, size = BL2_HEAP_SIZE { };
-define block ARM_LIB_HEAP with alignment = 8, size = BL2_HEAP_SIZE { };
-define overlay HEAP_OVL {block HEAP};
-define overlay HEAP_OVL {block ARM_LIB_HEAP};
-keep {block TFM_SHARED_DATA, block ER_DATA, block ARM_LIB_STACK,
- block HEAP, block ARM_LIB_HEAP};
-
-if (isdefinedsymbol(__USE_DLIB_PERTHREAD))
-{
- // Required in a multi-threaded application
- initialize by copy with packing = none { section __DLIB_PERTHREAD };
-}
-
-define block DATA with fixed order, maximum size = BL2_DATA_SIZE {
- block TFM_SHARED_DATA,
- block ER_DATA,
- block ARM_LIB_STACK,
- overlay HEAP_OVL
-};
-place at address BL2_DATA_START {block DATA};