aboutsummaryrefslogtreecommitdiff
path: root/plat/rockchip/rk3399/drivers/pmu/m0_ctl.h
blob: 7542e22aa3ffd6a504da605bffc778fa5a141e65 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
/*
 * Copyright (c) 2016, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef M0_CTL_H
#define M0_CTL_H

#include <m0_param.h>

#define M0_BINCODE_BASE 	((uintptr_t)rk3399m0_bin)
#define M0_PARAM_ADDR		(M0_BINCODE_BASE + PARAM_ADDR)
#define M0PMU_BINCODE_BASE	((uintptr_t)rk3399m0pmu_bin)

/* pmu_fw.c */
extern char rk3399m0_bin[];
extern char rk3399m0_bin_end[];

extern char rk3399m0pmu_bin[];
extern char rk3399m0pmu_bin_end[];

extern void m0_init(void);
extern void m0_start(void);
extern void m0_stop(void);
extern void m0_wait_done(void);
extern void m0_configure_execute_addr(uintptr_t addr);

#endif /* M0_CTL_H */