aboutsummaryrefslogtreecommitdiff
path: root/plat/mediatek/mt8192/drivers/timer/mt_timer.c
blob: 08608854a79e679170895130b11431763fe2db3f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
/*
 * Copyright (c) 2020, MediaTek Inc. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <arch_helpers.h>
#include <lib/mmio.h>
#include <mt_timer.h>
#include <platform_def.h>


uint64_t normal_time_base;
uint64_t atf_time_base;

void sched_clock_init(uint64_t normal_base, uint64_t atf_base)
{
	normal_time_base += normal_base;
	atf_time_base = atf_base;
}

uint64_t sched_clock(void)
{
	uint64_t cval;
	uint64_t rel_base;

	rel_base = read_cntpct_el0() - atf_time_base;
	cval = ((rel_base * 1000U) / SYS_COUNTER_FREQ_IN_MHZ)
		- normal_time_base;
	return cval;
}

void mt_systimer_init(void)
{
	/* Enable access in NS mode */
	mmio_write_32(CNTWACR_REG, CNT_WRITE_ACCESS_CTL_MASK);
	mmio_write_32(CNTRACR_REG, CNT_READ_ACCESS_CTL_MASK);
}