aboutsummaryrefslogtreecommitdiff
path: root/include/lib/cpus/aarch64/cortex_helios.h
blob: 0c11a9a4ca9f7a47da69e5a3ab783d9467a38a9b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
/*
 * Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef CORTEX_HELIOS_H
#define CORTEX_HELIOS_H

#include <lib/utils_def.h>

#define CORTEX_HELIOS_MIDR		U(0x410FD060)

/*******************************************************************************
 * CPU Extended Control register specific definitions.
 ******************************************************************************/
#define CORTEX_HELIOS_ECTLR_EL1		S3_0_C15_C1_4

/*******************************************************************************
 * CPU Auxiliary Control register specific definitions.
 ******************************************************************************/
#define CORTEX_HELIOS_CPUACTLR_EL1	S3_0_C15_C1_0

/*******************************************************************************
 * CPU Power Control register specific definitions.
 ******************************************************************************/

#define CORTEX_HELIOS_CPUPWRCTLR_EL1				S3_0_C15_C2_7
#define CORTEX_HELIOS_CPUPWRCTLR_EL1_CORE_PWRDN_BIT		(U(1) << 0)

#endif /* CORTEX_HELIOS_H */