aboutsummaryrefslogtreecommitdiff
path: root/drivers/arm/sp804/sp804_delay_timer.c
blob: 8f1c5c51b94ef0f4de52114902e5c8a68cec224a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
/*
 * Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <assert.h>
#include <delay_timer.h>
#include <mmio.h>

uintptr_t sp804_base_addr;

#define SP804_TIMER1_LOAD	(sp804_base_addr + 0x000)
#define SP804_TIMER1_VALUE	(sp804_base_addr + 0x004)
#define SP804_TIMER1_CONTROL	(sp804_base_addr + 0x008)
#define SP804_TIMER1_BGLOAD	(sp804_base_addr + 0x018)

#define TIMER_CTRL_ONESHOT	(1 << 0)
#define TIMER_CTRL_32BIT	(1 << 1)
#define TIMER_CTRL_DIV1		(0 << 2)
#define TIMER_CTRL_DIV16	(1 << 2)
#define TIMER_CTRL_DIV256	(2 << 2)
#define TIMER_CTRL_IE		(1 << 5)
#define TIMER_CTRL_PERIODIC	(1 << 6)
#define TIMER_CTRL_ENABLE	(1 << 7)

/********************************************************************
 * The SP804 timer delay function
 ********************************************************************/
uint32_t sp804_get_timer_value(void)
{
	return mmio_read_32(SP804_TIMER1_VALUE);
}

/********************************************************************
 * Initialize the 1st timer in the SP804 dual timer with a base
 * address and a timer ops
 ********************************************************************/
void sp804_timer_ops_init(uintptr_t base_addr, const timer_ops_t *ops)
{
	assert(base_addr != 0);
	assert(ops != 0 && ops->get_timer_value == sp804_get_timer_value);

	sp804_base_addr = base_addr;
	timer_init(ops);

	/* disable timer1 */
	mmio_write_32(SP804_TIMER1_CONTROL, 0);
	mmio_write_32(SP804_TIMER1_LOAD, UINT32_MAX);
	mmio_write_32(SP804_TIMER1_VALUE, UINT32_MAX);

	/* enable as a free running 32-bit counter */
	mmio_write_32(SP804_TIMER1_CONTROL,
			TIMER_CTRL_32BIT | TIMER_CTRL_ENABLE);
}