aboutsummaryrefslogtreecommitdiff
path: root/include/plat/arm/common/arm_sip_svc.h
diff options
context:
space:
mode:
authorMikael Olsson <mikael.olsson@arm.com>2021-02-12 17:30:22 +0100
committerManish Pandey <manish.pandey2@arm.com>2021-04-20 15:42:18 +0200
commit76a21174d2a2f1750b13b2680461b6b80a654848 (patch)
tree0bc0b27fa431a31ae7912aaee38debc8c5f48433 /include/plat/arm/common/arm_sip_svc.h
parent5d5fb10f9cfe105fd1e160fdfc8bb77bd7492799 (diff)
downloadtrusted-firmware-a-76a21174d2a2f1750b13b2680461b6b80a654848.tar.gz
Add SiP service to configure Arm Ethos-N NPU
By default the Arm Ethos-N NPU will boot up in secure mode. In this mode the non-secure world cannot access the registers needed to use the NPU. To still allow the non-secure world to use the NPU, a SiP service has been added that can delegate non-secure access to the registers needed to use it. Only the HW_CONFIG for the Arm Juno platform has been updated to include the device tree for the NPU and the platform currently only loads the HW_CONFIG in AArch64 builds. Signed-off-by: Mikael Olsson <mikael.olsson@arm.com> Change-Id: I65dfd864042ed43faae0a259dcf319cbadb5f3d2
Diffstat (limited to 'include/plat/arm/common/arm_sip_svc.h')
-rw-r--r--include/plat/arm/common/arm_sip_svc.h8
1 files changed, 7 insertions, 1 deletions
diff --git a/include/plat/arm/common/arm_sip_svc.h b/include/plat/arm/common/arm_sip_svc.h
index 85fdb289f1..2eeed95f02 100644
--- a/include/plat/arm/common/arm_sip_svc.h
+++ b/include/plat/arm/common/arm_sip_svc.h
@@ -1,5 +1,5 @@
/*
- * Copyright (c) 2016-2019, ARM Limited and Contributors. All rights reserved.
+ * Copyright (c) 2016-2019,2021, ARM Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
@@ -25,6 +25,12 @@
/* DEBUGFS_SMC_32 0x82000030U */
/* DEBUGFS_SMC_64 0xC2000030U */
+/*
+ * Arm Ethos-N NPU SiP SMC function IDs
+ * 0xC2000050-0xC200005F
+ * 0x82000050-0x8200005F
+ */
+
/* ARM SiP Service Calls version numbers */
#define ARM_SIP_SVC_VERSION_MAJOR U(0x0)
#define ARM_SIP_SVC_VERSION_MINOR U(0x2)