diff options
author | Manish V Badarkhe <Manish.Badarkhe@arm.com> | 2020-04-28 04:53:32 +0100 |
---|---|---|
committer | Manish V Badarkhe <manish.badarkhe@arm.com> | 2020-05-14 13:08:54 +0000 |
commit | 45aecff003e7055b3990076ef774dd78ce86e6d1 (patch) | |
tree | 85d2fadca2b3ef9b2a073e5b87b7ad2de866d3f5 /docs | |
parent | c9ff4e47599b69d04d1f5f6aa3812c152d8b378a (diff) | |
download | trusted-firmware-a-45aecff003e7055b3990076ef774dd78ce86e6d1.tar.gz |
Implement workaround for AT speculative behaviour
During context switching from higher EL (EL2 or higher)
to lower EL can cause incorrect translation in TLB due to
speculative execution of AT instruction using out-of-context
translation regime.
Workaround is implemented as below during EL's (EL1 or EL2)
"context_restore" operation:
1. Disable page table walk using SCTLR.M and TCR.EPD0 & EPD1
bits for EL1 or EL2 (stage1 and stage2 disabled)
2. Save all system registers except TCR and SCTLR (for EL1 and EL2)
3. Do memory barrier operation (isb) to ensure all
system register writes are done.
4. Restore TCR and SCTLR registers (for EL1 and EL2)
Errata details are available for various CPUs as below:
Cortex-A76: 1165522
Cortex-A72: 1319367
Cortex-A57: 1319537
Cortex-A55: 1530923
Cortex-A53: 1530924
More details can be found in mail-chain:
https://lists.trustedfirmware.org/pipermail/tf-a/2020-April/000445.html
Currently, Workaround is implemented as build option which is default
disabled.
Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
Change-Id: If8545e61f782cb0c2dda7ffbaf50681c825bd2f0
Diffstat (limited to 'docs')
-rw-r--r-- | docs/getting_started/build-options.rst | 23 |
1 files changed, 23 insertions, 0 deletions
diff --git a/docs/getting_started/build-options.rst b/docs/getting_started/build-options.rst index 90fe83febc..6f3b605a86 100644 --- a/docs/getting_started/build-options.rst +++ b/docs/getting_started/build-options.rst @@ -673,6 +673,29 @@ Common build options default value of this flag is ``no``. Note this option must be enabled only for ARM architecture greater than Armv8.5-A. +- ``ERRATA_SPECULATIVE_AT``: This flag enables/disables page table walk during + context restore as speculative AT instructions using an out-of-context + translation regime could cause subsequent requests to generate an incorrect + translation. + System registers are not updated during context save, hence this workaround + need not be applied in the context save path. + + This boolean option enables errata for all below CPUs. + + +---------+--------------+ + | Errata | CPU | + +=========+==============+ + | 1165522 | Cortex-A76 | + +---------+--------------+ + | 1319367 | Cortex-A72 | + +---------+--------------+ + | 1319537 | Cortex-A57 | + +---------+--------------+ + | 1530923 | Cortex-A55 | + +---------+--------------+ + | 1530924 | Cortex-A53 | + +---------+--------------+ + GICv3 driver options -------------------- |