aboutsummaryrefslogtreecommitdiff
path: root/bl1/aarch64/bl1_entrypoint.S
diff options
context:
space:
mode:
authordanh-arm <dan.handley@arm.com>2014-05-08 12:01:24 +0100
committerdanh-arm <dan.handley@arm.com>2014-05-08 12:01:24 +0100
commit18a17e6a4a146452dc3fa7dd8ad6aecf3a575e80 (patch)
treee2047d2ad1b618b9f021cd824ab36ecfd086db06 /bl1/aarch64/bl1_entrypoint.S
parentfd6fede5b6183143eaac3c79e2bcfb13c0492dea (diff)
parent40fd072548ab47ce21bc48dc8059513048693f4e (diff)
downloadtrusted-firmware-a-18a17e6a4a146452dc3fa7dd8ad6aecf3a575e80.tar.gz
Merge pull request #62 from athoelke/set-little-endian-v2
Set processor endianness immediately after RESET v2
Diffstat (limited to 'bl1/aarch64/bl1_entrypoint.S')
-rw-r--r--bl1/aarch64/bl1_entrypoint.S10
1 files changed, 10 insertions, 0 deletions
diff --git a/bl1/aarch64/bl1_entrypoint.S b/bl1/aarch64/bl1_entrypoint.S
index c081af48fe..7259601d15 100644
--- a/bl1/aarch64/bl1_entrypoint.S
+++ b/bl1/aarch64/bl1_entrypoint.S
@@ -43,6 +43,16 @@
func bl1_entrypoint
/* ---------------------------------------------
+ * Set the CPU endianness before doing anything
+ * that might involve memory reads or writes
+ * ---------------------------------------------
+ */
+ mrs x0, sctlr_el3
+ bic x0, x0, #SCTLR_EE_BIT
+ msr sctlr_el3, x0
+ isb
+
+ /* ---------------------------------------------
* Perform any processor specific actions upon
* reset e.g. cache, tlb invalidations etc.
* ---------------------------------------------