blob: 7dbb9ef7f8d9f4f32b92daa9190af68a592529ad (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/*
* Copyright (c) 2019-2020, Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <tftf.h>
#include <tftf_lib.h>
#include <tsp.h>
#include <test_helpers.h>
test_result_t test_mte_instructions(void)
{
SKIP_TEST_IF_AARCH32();
#ifdef __aarch64__
SKIP_TEST_IF_MTE_SUPPORT_LESS_THAN(MTE_IMPLEMENTED_EL0);
/* irg */
__asm__ volatile (".inst 0xD29BD5A9");
__asm__ volatile (".inst 0x9ADF1129");
/* addg */
__asm__ volatile (".inst 0x91800129");
/* subg */
__asm__ volatile (".inst 0xD1800129");
return TEST_RESULT_SUCCESS;
#endif /* __aarch64__ */
}
test_result_t test_mte_leakage(void)
{
SKIP_TEST_IF_AARCH32();
#ifdef __aarch64__
smc_args tsp_svc_params;
int gcr_el1;
SKIP_TEST_IF_MTE_SUPPORT_LESS_THAN(MTE_IMPLEMENTED_ELX);
SKIP_TEST_IF_TSP_NOT_PRESENT();
/* We only test gcr_el1 as writes to other MTE registers are ignored */
write_gcr_el1(0xdd);
/* Standard SMC to ADD two numbers */
tsp_svc_params.fid = TSP_STD_FID(TSP_ADD);
tsp_svc_params.arg1 = 4;
tsp_svc_params.arg2 = 6;
tftf_smc(&tsp_svc_params);
gcr_el1 = read_gcr_el1();
if (gcr_el1 != 0xdd) {
printf("gcr_el1 has changed to %d\n", gcr_el1);
return TEST_RESULT_FAIL;
}
return TEST_RESULT_SUCCESS;
#endif /* __aarch64__ */
}
|