aboutsummaryrefslogtreecommitdiff
path: root/lib/cpus/aarch64/cortex_matterhorn.S
blob: 4156f3cf8930a3a7a06b08e9436727dd1b616cdc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
/*
 * Copyright (c) 2020, ARM Limited. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <arch.h>
#include <asm_macros.S>
#include <common/bl_common.h>
#include <cortex_matterhorn.h>
#include <cpu_macros.S>
#include <plat_macros.S>

/* Hardware handled coherency */
#if HW_ASSISTED_COHERENCY == 0
#error "Cortex Matterhorn must be compiled with HW_ASSISTED_COHERENCY enabled"
#endif

/* 64-bit only core */
#if CTX_INCLUDE_AARCH32_REGS == 1
#error "Cortex Matterhorn supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0"
#endif

	/* ----------------------------------------------------
	 * HW will do the cache maintenance while powering down
	 * ----------------------------------------------------
	 */
func cortex_matterhorn_core_pwr_dwn
	/* ---------------------------------------------------
	 * Enable CPU power down bit in power control register
	 * ---------------------------------------------------
	 */
	mrs	x0, CORTEX_MATTERHORN_CPUPWRCTLR_EL1
	orr	x0, x0, #CORTEX_MATTERHORN_CPUPWRCTLR_EL1_CORE_PWRDN_BIT
	msr	CORTEX_MATTERHORN_CPUPWRCTLR_EL1, x0
	isb
	ret
endfunc cortex_matterhorn_core_pwr_dwn

	/*
	 * Errata printing function for Cortex Matterhorn. Must follow AAPCS.
	 */
#if REPORT_ERRATA
func cortex_matterhorn_errata_report
	ret
endfunc cortex_matterhorn_errata_report
#endif

func cortex_matterhorn_reset_func
	/* Disable speculative loads */
	msr	SSBS, xzr
	isb
	ret
endfunc cortex_matterhorn_reset_func

	/* ---------------------------------------------
	 * This function provides Cortex-Matterhorn specific
	 * register information for crash reporting.
	 * It needs to return with x6 pointing to
	 * a list of register names in ascii and
	 * x8 - x15 having values of registers to be
	 * reported.
	 * ---------------------------------------------
	 */
.section .rodata.cortex_matterhorn_regs, "aS"
cortex_matterhorn_regs:  /* The ascii list of register names to be reported */
	.asciz	"cpuectlr_el1", ""

func cortex_matterhorn_cpu_reg_dump
	adr	x6, cortex_matterhorn_regs
	mrs	x8, CORTEX_MATTERHORN_CPUECTLR_EL1
	ret
endfunc cortex_matterhorn_cpu_reg_dump

declare_cpu_ops cortex_matterhorn, CORTEX_MATTERHORN_MIDR, \
	cortex_matterhorn_reset_func, \
	cortex_matterhorn_core_pwr_dwn